


M58LR256GU, M58LR256GL M58LR128GU, M58LR128GL

128 and 256Mbit (x16, Mux I/O, Multiple Bank, Multi-Level, Burst) 1.8V supply Flash memories

Feature summary

- Supply voltage
 - V_{DD} = 1.7V to 2.0V for program, erase and read
 - $V_{DDQ} = 1.7V$ to 2.0V for I/O Buffers
 - V_{PP} = 9V for fast program
- Multiplexed address/data
- Synchronous / Asynchronous Read
 - Synchronous Burst Read mode: 66MHz
 - Random Access:
 85ns (M58LR128GU/L)
 90ns (M58LR256GU/L)
- Synchronous Burst Read Suspend
- Programming time
 - 10µs typical Word program time using Buffer Enhanced Factory Program command
- Memory organization
 - Multiple Bank Memory Array: 16 Mbit (M58LR256GU/L) or 8 Mbit (M58LR128GU/L) Banks
 - Parameter Blocks (Top or Bottom location)
- Dual operations
 - program/erase in one Bank while read in others
 - No delay between read and write operations
- Block locking
 - All blocks locked at power-up
 - Any combination of blocks can be locked with zero latency
 - WP for Block Lock-Down
 - Absolute Write Protection with $V_{PP} = V_{SS}$
- Security
 - 64 bit unique device number
 - 2112 bit user programmable OTP Cells
- Common Flash Interface (CFI)



- 100,000 program/erase cycles per block
- Electronic signature
 - Manufacturer Code: 20h
 - Top Device Codes: M58LR256GU: 882Ch M58LR128GU: 882Eh
 - Bottom Device Codes M58LR256GL: 882Dh M58LR128GL: 882Fh
- ECOPACK[®] packages available

57

Contents

1	Sumn	nary description	8
2	Signa	I descriptions	15
	2.1	Address Inputs (ADQ0-ADQ15 and A16-Amax)	15
	2.2	Data Input/Output (ADQ0-ADQ15)	15
	2.3	Chip Enable (\overline{E})	15
	2.4	Output Enable (G)	15
	2.5	Write Enable (\overline{W})	15
	2.6	Write Protect (WP)	15
	2.7	Reset (RP)	16
	2.8	Latch Enable (\overline{L})	16
	2.9	Clock (K)	16
	2.10	Wait (WAIT)	16
	2.11	V _{DD} supply voltage	16
	2.12	V _{DDQ} supply voltage	16
	2.13	V _{PP} Program supply voltage	17
	2.14	V _{SS} ground	17
	2.15	V _{SSQ} ground	17
3	Bus o	perations	18
	3.1	Bus Read	18
	3.2	Bus Write	18
	3.3	Address Latch	18
	3.4	Output Disable	18
	3.5	Standby	19
	3.6	Reset	19
4	Comn	nand interface	20
	4.1	Read Array command	21
	4.2	Read Status Register command	21
	4.3	Read Electronic Signature command	22
	4.4	Read CFI Query command	22

	4.5	Clear Status Register command 23
	4.6	Block Erase command 23
	4.7	Program command 24
	4.8	Buffer Program command 25
	4.9	Buffer Enhanced Factory Program command
		4.9.1 Setup phase
		4.9.2 Program and Verify phase
		4.9.3 Exit phase
	4.10	Program/Erase Suspend command 28
	4.11	Program/Erase Resume command 29
	4.12	Protection Register Program command
	4.13	Set Configuration Register command 30
	4.14	Block Lock command
	4.15	Block Unlock command
	4.16	Block Lock-Down command 31
5	Statu	ıs Register
	5.1	Program/Erase Controller status bit (SR7)
	5.2	Erase Suspend status bit (SR6)
	5.3	Erase status bit (SR5)
	5.4	Program status bit (SR4)
	5.5	V _{PP} status bit (SR3)
	5.6	Program Suspend status bit (SR2)
	5.7	Block Protection Status Bit (SR1)
	5.8	Bank Write/Multiple Word Program status bit (SR0)
6	Conf	iguration Register 40
	6.1	Read Select bit (CR15) 40
	6.2	X-Latency bits (CR13-CR11) 40
	6.3	Wait Polarity bit (CR10)
	6.4	Data Output Configuration bit (CR9) 41
	6.5	Wait Configuration bit (CR8)
	6.6	Burst Type bit (CR7)
	6.7	Valid Clock Edge bit (CR6)



	6.8	Wrap Burst bit (CR3)	42
	6.9	Burst length bits (CR2-CR0)	42
7	Read	modes	47
	7.1	Asynchronous Read mode	47
	7.2	Synchronous Burst Read mode	48
		7.2.1 Synchronous Burst Read Suspend	49
	7.3	Single Synchronous Read mode	49
8	Dual	operations and Multiple Bank architecture	50
9	Block	<pre>c locking</pre>	52
	9.1	Reading a block's Lock status	52
	9.2	Locked state	52
	9.3	Unlocked state	52
	9.4	Lock-Down state	53
	9.5	Locking operations during Erase Suspend	53
10	Progr	ram and Erase times and endurance cycles	55
11	Maxir	mum rating	56
12	DC ar	nd AC parameters	57
13	Packa	age mechanical	72
14	Part r	numbering	78
Appendix	A B	lock address tables	79
Appendix	вС	ommon Flash Interface	87
Appendix	C F	lowcharts and pseudo codes	97
Appendix	D C	ommand interface state tables	05
Revision	histor	y 1	13

List of tables

Table 3. M58LR128GU/L bank architecture 12 Table 4. Bus operations 19 Table 5. Command codes. 20 Table 6. Standard commands. 32 Table 7. Factory Program command 33 Table 9. Protection Register locks 33 Table 9. Protection Register locks 39 Table 11. Status Register bits 39 Table 12. Configuration Register bits 40 Table 13. Burst type definition 44 Table 14. Wait at the boundary. 45 Table 15. Dual operations allowed in other banks. 50 Table 16. Dual operations allowed in same bank. 51 Table 17. Dual operation limitations 51 Table 18. Operating and AC measurement conditions. 57 Table 20. Absolute maximum ratings 56 Table 21. Characteristics - currents 59 Table 22. Capacitance 58 Table 23. Synchronous Read AC characteristics 60 Table 24. DC characteristics. Write Eanale contro	Table 1.	Signal names	10
Table 4. Bus operations 19 Table 5. Command codes. 20 Table 6. Standard commands. 32 Table 7. Factory Program command 33 Table 8. Electronic Signature codes. 33 Table 10. Status Register locks 35 Table 11. X-tatency settings 40 Table 12. Configuration Register bits. 43 Table 13. Burst type definition 44 Table 14. Wait at the boundary. 45 Table 15. Dual operations allowed in other banks. 50 Table 15. Dual operation limitations 51 Table 16. Dual operation limitations 51 Table 18. Lock status 54 Table 19. Program/Erase times and endurance cycles 55 Table 21. Operating and AC measurement conditions 57 Table 22. Characteristics - currents 59 Table 23. DC characteristics - voltages 66 Table 24. DC characteristics, Chip Enable controlled 68 Table 25. Synchronous Read AC characteri	Table 2.	M58LR256GU/L bank architecture	12
Table 5. Command codes. 20 Table 6. Standard commands. 32 Table 7. Factory Program command 33 Table 8. Electronic Signature codes. 33 Table 9. Protection Register locks 35 Table 10. Status Register bits. 39 Table 11. X-latency settings 40 Table 12. Configuration Register bits 43 Table 13. Burst type definition 44 Table 14. Wait at the boundary. 45 Table 15. Dual operations allowed in other banks 50 Table 16. Dual operations allowed in same bank. 51 Table 17. Dual operation limitations 51 Table 18. Program/Erase times and endurance cycles 55 Table 20. Absolute maximum ratings 54 Table 21. Operating and AC measurement conditions. 57 Table 22. Capacitance 58 Table 23. DC characteristics - ourgets 58 Table 24. DC characteristics. 60 Table 25. Asynchronous Read AC characteristic	Table 3.	M58LR128GU/L bank architecture	12
Table 6.Standard commands.32Table 7.Factory Program command	Table 4.	Bus operations	19
Table 7. Factory Program command 33 Table 8. Electronic Signature codes 33 Table 9. Protection Register locks 35 Table 10. Status Register bits 39 Table 11. Configuration Register locks 43 Table 12. Configuration Register bits 43 Table 13. Burst type definition 44 Table 14. Wait at the boundary. 45 Table 15. Dual operations allowed in other banks 50 Table 16. Dual operations allowed in same bank. 51 Table 17. Dual operations allowed in same bank. 51 Table 18. Coparating and AC measurement conditions. 55 Table 20. Absolute maximum ratings 56 Table 21. Operating and AC measurement conditions. 57 Table 22. Capacitance 58 Table 23. DC characteristics - currents 58 Table 24. Operating and AC characteristics. 60 Table 25. Asynchronous Read AC characteristics. 62 Table 28. Write AC characteristics, Write Enable controlled 71 <td>Table 5.</td> <td>Command codes.</td> <td>20</td>	Table 5.	Command codes.	20
Table 8.Electronic Signature codes33Table 9.Protection Register locks35Table 10.Status Register locks39Table 11.X-latency settings40Table 12.Configuration Register bits43Table 13.Burst type definition44Table 14.Wait at the boundary.45Table 15.Dual operations allowed in other banks50Table 16.Dual operations allowed in same bank.51Table 17.Dual operations allowed in same bank.51Table 18.Lock status54Table 19.Program/Erase times and endurance cycles55Table 20.Absolute maximum ratings56Table 21.Operating and AC measurement conditions.57Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics71Table 27.Write AC characteristics. Chip Enable controlled70Table 30.VFBGA44 7.7 x gmm - 10 x 4 ball array, 0.50mm pitch, package mechanical data.73Table 31.VFBGA44 7.7 x gmm - 10 x 4 ball array, 0.50mm pitch, package mechanical data.73Table 32.Ordering information scheme78Table 33.M58LR256GU - Main Bank bace addresses81Table 34.M58LR256GL - Nammet Bank block addresses81Table 35. <td< td=""><td>Table 6.</td><td>Standard commands</td><td>32</td></td<>	Table 6.	Standard commands	32
Table 8.Electronic Signature codes33Table 9.Protection Register locks35Table 10.Status Register locks39Table 11.X-latency settings40Table 12.Configuration Register bits43Table 13.Burst type definition44Table 14.Wait at the boundary.45Table 15.Dual operations allowed in other banks50Table 16.Dual operations allowed in same bank.51Table 17.Dual operations allowed in same bank.51Table 18.Lock status54Table 19.Program/Erase times and endurance cycles55Table 20.Absolute maximum ratings56Table 21.Operating and AC measurement conditions.57Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics71Table 27.Write AC characteristics. Chip Enable controlled70Table 30.VFBGA44 7.7 x gmm - 10 x 4 ball array, 0.50mm pitch, package mechanical data.73Table 31.VFBGA44 7.7 x gmm - 10 x 4 ball array, 0.50mm pitch, package mechanical data.73Table 32.Ordering information scheme78Table 33.M58LR256GU - Main Bank bace addresses81Table 34.M58LR256GL - Nammet Bank block addresses81Table 35. <td< td=""><td>Table 7.</td><td>Factory Program command</td><td>33</td></td<>	Table 7.	Factory Program command	33
Table 9.Protection Register locks35Table 10.Status Register lots.39Table 11.X-latency settings40Table 12.Configuration Register bits43Table 13.Burst type definition44Table 14.Wait at the boundary.45Table 15.Dual operations allowed in other banks50Table 16.Dual operation limitations51Table 17.Dual operation limitations51Table 18.Lock status54Table 20.Absolute maximum ratings56Table 21.Operating and AC measurement conditions57Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Synchronous Read AC characteristics62Table 28.Write AC characteristics.61Table 29.Write AC characteristics.61Table 20.VFBGA44 7.7 x 9mn - 10 x 4 ball array, 0.50mm pitch, package mechanical data.73Table 31.VFBGA44 7.7 x 9mm - 10 x 4 ball array, 0.50mm pitch, package mechanical data.74Table 32.Ordering information scheme78Table 33.M58LR256GL - Parameter Bank block addresses80Table 34.M58LR256GL - Parameter Bank block addresses81Table 35.M58LR256GL - Parameter Bank block addresses83Table 36.M58LR256GL - Parameter Bank block addresses84Table 37.M58LR256GL - Parameter Ban	Table 8.		
Table 10.Status Register bits.39Table 11.Configuration Register bits.40Table 12.Configuration Register bits.43Table 13.Burst type definition44Table 14.Wait at the boundary.45Table 15.Dual operations allowed in other banks.50Table 16.Dual operations allowed in same bank.51Table 17.Dual operation limitations51Table 18.Lock status54Table 20.Absolute maximum ratings54Table 21.Operating and AC measurement conditions.57Table 23.DC characteristics - currents58Table 24.DC characteristics - currents59Table 25.Synchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics62Table 27.Write AC characteristics, Write Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 7.7 x 9mm - 10 x 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 x 9mm - 10 x 4 ball array, 0.50mm pitch, package mechanical data75Table 33.M58LR256GU - Parameter Bank block addresses81Table 34.M58LR256GU - Parameter Bank block addresses81Table 35.M58LR256GL - Parameter Bank block addresses83Table 34.M58LR256GL - Parameter Bank block addresses83Table 35.M58LR256GL - Parameter Bank block addresses84Table 36. <td< td=""><td>Table 9.</td><td></td><td></td></td<>	Table 9.		
Table 11.X-latency settings40Table 12.Configuration Register bits43Table 13.Burst type definition44Table 14.Wait at the boundary.45Table 15.Dual operations allowed in other banks50Table 16.Dual operation limitations51Table 17.Dual operation limitations51Table 18.Lock status54Table 19.Program/Erase times and endurance cycles55Table 21.Operating and AC measurement conditions57Table 22.Absolute maximum ratings56Table 23.DC characteristics - currents59Table 24.DC characteristics - currents59Table 25.Synchronous Read AC characteristics66Table 28.Write AC characteristics, Write Enable controlled68Table 29.Reset and Power-up AC characteristics71Table 29.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.M58LR256GU - Parameter Bank block addresses81Table 33.M58LR256GU - Main Bank base addresses81Table 34.M58LR256GU - Main Bank base addresses83Table 35.M58LR256GU - Main Bank base addresses83Table 36.M58LR256GU - Main Bank base addresses84Table 37.M58LR256GL - Main Bank base addresses84Table 38.M58LR256GL - Main Bank base	Table 10.		
Table 12.Configuration Register bits43Table 13.Burst type definition44Table 14.Wait at the boundary.45Table 15.Dual operations allowed in other banks50Table 16.Dual operation allowed in same bank.51Table 17.Dual operation limitations51Table 18.Lock status54Table 19.Program/Erase times and endurance cycles55Table 20.Absolute maximum ratings56Table 21.Operating and AC measurement conditions57Table 22.Capacitance59Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics62Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled68Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 33.M58LR256GU - Main Bank base addresses80Table 34.M58LR256GU - Main Bank base addresses81Table 34.M58LR256GU - Main Bank base addresses81Table 35.M58LR256GL - Main Bank base addresses84Table 36.M58LR256GL - Parame	Table 11.		
Table 13.Burst type definition44Table 13.Wait at the boundary.45Table 14.Wait at the boundary.45Table 15.Dual operations allowed in other banks50Table 16.Dual operations allowed in same bank.51Table 17.Dual operation limitations51Table 18.Lock status54Table 19.Program/Erase times and endurance cycles55Table 20.Absolute maximum ratings56Table 21.Operating and AC measurement conditions.57Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled68Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Parameter Bank block addresses81Table 34.M58LR256GL - Parameter Bank block addresses83Table 34.M58LR256GL - Parameter Bank block addresses83Table 35.M58LR256	Table 12.		
Table 14.Wait at the boundary.45Table 15.Dual operations allowed in other banks50Table 16.Dual operations allowed in same bank.51Table 17.Dual operation limitations51Table 18.Lock status54Table 19.Program/Erase times and endurance cycles55Table 20.Absolute maximum ratings56Table 21.Operating and AC measurement conditions.57Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics62Table 27.Write AC characteristics, Write Enable controlled70Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 x 10mm - 10 x 4 ball array, 0.50mm pitch, package mechanical data73Table 31.M58LR256GU - Parameter Bank block addresses80Table 33.M58LR256GU - Parameter Bank block addresses81Table 34.M58LR256GL - Parameter Bank block addresses83Table 34.M58LR256GL - Parameter Bank block addresses83Table 33.M58LR256GL - Parameter Bank block addresses83Table 34.M58LR256GL - Parameter Bank block addresses83Table 34.M58LR256GL - Parameter Bank block addresses84Table 34. </td <td>Table 13.</td> <td></td> <td></td>	Table 13.		
Table 15.Dual operations allowed in other banks50Table 16.Dual operations allowed in same bank51Table 17.Dual operation limitations51Table 18.Lock status54Table 19.Program/Erase times and endurance cycles55Table 20.Absolute maximum ratings56Table 21.Operating and AC measurement conditions57Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics62Table 27.Write AC characteristics, Chip Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 30.VEBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VEBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Block addresses in Main Banks81Table 35.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR256GL - Parameter Bank block addresses82Table 39.M58LR256GL - Parameter Bank block addresses83Table 39.M58LR256GL - Parameter Bank block addresses84Table 39.M58LR26GL - Parameter Bank block addres			
Table 16.Dual operation allowed in same bank.51Table 17.Dual operation limitations51Table 18.Lock status54Table 19.Program/Erase times and endurance cycles55Table 20.Absolute maximum ratings56Table 21.Operating and AC measurement conditions.57Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - currents59Table 25.Asynchronous Read AC characteristics.60Table 26.Synchronous Read AC characteristics62Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics.71Table 20.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data.73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data.75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GL - Parameter Bank block addresses81Table 35.M58LR256GL - Parameter Bank block addresses83Table 38.M58LR256GL - Parameter Bank block addresses83Table 39.M58LR256GL - Parameter Bank block addresses84Table 39.M58LR256GL - Parameter Bank block addresses84Table 39.M58LR256GL - Parameter Bank bloc			
Table 17.Dual operation limitations51Table 18.Lock status54Table 19.Program/Erase times and endurance cycles55Table 21.Operating and AC measurement conditions57Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics62Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Parameter Bank block addresses81Table 35.M58LR256GL - Parameter Bank block addresses82Table 38.M58LR256GL - Parameter Bank block addresses83Table 39.M58LR256GL - Parameter Bank block addresses84Table 39.M58LR128GU - Parameter Bank block addresses84Table 39. <td></td> <td></td> <td></td>			
Table 18.Lock status54Table 19.Program/Erase times and endurance cycles55Table 20.Absolute maximum ratings56Table 21.Operating and AC measurement conditions.57Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics66Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 20.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Block addresses in Main Banks81Table 35.M58LR256GL - Block addresses82Table 39.M58LR256GL - Block addresses83Table 39.M58LR256GL - Block addresses84Table 39.M58LR128GU - Main Bank base addresses84Table 39.M58LR128GL - Parameter Bank block addresses84Table 39.M58LR128GL - Parameter Bank block addresses84Table 39.M58LR128GL - Parameter Bank block addresses84			
Table 19.Program/Erase times and endurance cycles55Table 20.Absolute maximum ratings56Table 21.Operating and AC measurement conditions57Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics62Table 27.Write AC characteristics, Chip Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Block addresses82Table 37.M58LR256GL - Block addresses in Main Banks83Table 38.M58LR128GU - Parameter Bank block addresses84Table 39.M58LR128GU - Parameter Bank block addresses84Table 39. <td< td=""><td>Table 18.</td><td></td><td></td></td<>	Table 18.		
Table 20. Absolute maximum ratings 56 Table 21. Operating and AC measurement conditions 57 Table 22. Capacitance 58 Table 23. DC characteristics - currents 59 Table 24. DC characteristics - voltages 60 Table 25. Asynchronous Read AC characteristics 62 Table 26. Synchronous Read AC characteristics 62 Table 27. Write AC characteristics, Write Enable controlled 68 Table 29. Reset and Power-up AC characteristics 71 Table 30. VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data 73 Table 31. VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data 75 Table 32. Ordering information scheme 78 Table 33. M58LR256GU - Parameter Bank block addresses 80 Table 34. M58LR256GU - Block addresses in Main Banks 81 Table 35. M58LR256GL - Block addresses in Main Banks 83 Table 39. M58LR256GL - Block addresses in Main Banks 83 Table 31. M58LR256GL - Parameter Bank block addresses 82 Table 34.<			
Table 21. Operating and AC measurement conditions. 57 Table 22. Capacitance 58 Table 23. DC characteristics - currents 59 Table 24. DC characteristics - voltages 60 Table 25. Asynchronous Read AC characteristics 62 Table 26. Synchronous Read AC characteristics 62 Table 27. Write AC characteristics, Write Enable controlled 68 Table 28. Write AC characteristics, Chip Enable controlled 70 Table 29. Reset and Power-up AC characteristics 71 Table 30. VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data 73 Table 31. VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data 75 Table 32. Ordering information scheme 78 Table 33. M58LR256GU - Parameter Bank block addresses 80 Table 34. M58LR256GU - Block addresses in Main Banks 81 Table 35. M58LR256GL - Main Bank base addresses 82 Table 36. M58LR256GL - Parameter Bank block addresses 83 Table 37. M58LR256GL - Block addresses in Main Banks 83			
Table 22.Capacitance58Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics62Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Block addresses in Main Banks81Table 35.M58LR256GL - Parameter Bank block addresses82Table 36.M58LR256GL - Block addresses in Main Banks83Table 37.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GU - Block addresses in Main Banks85Table 44.M58LR128GL - Block addresses in Main Banks85Table 44.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Block addresses in Main Banks			
Table 23.DC characteristics - currents59Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics66Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Block addresses in Main Banks81Table 35.M58LR256GL - Parameter Bank block addresses82Table 36.M58LR256GL - Parameter Bank block addresses83Table 37.M58LR256GL - Block addresses in Main Banks83Table 38.M58LR256GL - Block addresses83Table 39.M58LR128GU - Parameter Bank block addresses84Table 39.M58LR128GU - Parameter Bank block addresses84Table 39.M58LR128GU - Parameter Bank block addresses84Table 34.M58LR128GU - Parameter Bank block addresses84Table 39.M58LR128GU - Parameter Bank block addresses84Table 39.M58LR128GU - Block addresses in Main Banks85Table 41.M58LR128GU - Block addresses in			
Table 24.DC characteristics - voltages60Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics66Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Block addresses in Main Banks81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Block addresses in Main Banks83Table 38.M58LR256GL - Parameter Bank block addresses82Table 39.M58LR128GU - Parameter Bank block addresses83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Parameter Bank block addresses84Table 42.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GU - Block addresses85Table 44.M58LR128GU - Parameter Bank block addresses85Table 44.M58LR128GL - Param		•	
Table 25.Asynchronous Read AC characteristics62Table 26.Synchronous Read AC characteristics66Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Block addresses in Main Banks81Table 35.M58LR256GL - Parameter Bank block addresses81Table 36.M58LR256GL - Parameter Bank block addresses83Table 37.M58LR256GL - Block addresses in Main Banks83Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Block addresses in Main Banks85Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GL - Parameter Bank block addresses86Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 44.M58LR128GL - Block addresses in Main Banks86Table 44. </td <td></td> <td></td> <td></td>			
Table 26.Synchronous Read AC characteristics66Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Block addresses in Main Banks81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Block addresses in Main Banks83Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 39.M58LR128GU - Parameter Bank block addresses84Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GL - Block addresses in Main Banks85Table 43.M58LR128GL - Block addresses in Main Banks85Table 44.M58LR128GL - Block addresses in Main Banks85Table 44.M58LR128GL - Block addresses in Main Banks86Table			
Table 27.Write AC characteristics, Write Enable controlled68Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Parameter Bank block addresses81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Parameter Bank block addresses82Table 38.M58LR256GL - Parameter Bank block addresses83Table 39.M58LR256GL - Parameter Bank block addresses83Table 39.M58LR256GL - Parameter Bank block addresses83Table 39.M58LR128GU - Parameter Bank block addresses84Table 39.M58LR128GU - Parameter Bank block addresses84Table 39.M58LR128GU - Parameter Bank block addresses84Table 39.M58LR128GU - Main Bank base addresses84Table 40.M58LR128GU - Block addresses in Main Banks85Table 41.M58LR128GL - Parameter Bank block addresses84Table 42.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Parameter Bank block addresses85			
Table 28.Write AC characteristics, Chip Enable controlled70Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Parameter Bank block addresses81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Parameter Bank block addresses82Table 38.M58LR256GL - Parameter Bank block addresses82Table 39.M58LR256GL - Parameter Bank block addresses83Table 39.M58LR256GL - Parameter Bank block addresses83Table 39.M58LR128GU - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Parameter Bank block addresses84Table 42.M58LR128GL - Block addresses in Main Banks85Table 43.M58LR128GL - Parameter Bank block addresses85Table 44.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Block addresses in Main Banks85Table 44.M58LR128GL - Block addresses in Main Banks86 <td< td=""><td></td><td></td><td></td></td<>			
Table 29.Reset and Power-up AC characteristics71Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Parameter Bank block addresses81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Parameter Bank block addresses83Table 38.M58LR256GL - Parameter Bank block addresses83Table 39.M58LR256GL - Parameter Bank block addresses83Table 39.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Parameter Bank block addresses84Table 42.M58LR128GU - Parameter Bank block addresses84Table 43.M58LR128GU - Block addresses in Main Banks85Table 44.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Block addresses in Main Banks85Table 43.M58LR128GL - Block addresses in Main Banks86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87			
Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data.73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data.75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses.80Table 34.M58LR256GU - Parameter Bank block addresses.81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Parameter Bank block addresses83Table 38.M58LR256GL - Parameter Bank block addresses83Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GU - Block addresses in Main Banks85Table 44.M58LR128GL - Parameter Bank block addresses86Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87			
package mechanical data73Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Parameter Bank block addresses81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Parameter Bank block addresses82Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Main Bank base addresses84Table 42.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GU - Block addresses in Main Banks85Table 44.M58LR128GU - Block addresses in Main Banks85Table 44.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Parameter Bank block addresses86Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Bank base addresses86Table 45.Query structure overview87			
Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, package mechanical data.75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Main Bank base addresses81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Parameter Bank block addresses83Table 38.M58LR256GL - Main Bank base addresses83Table 39.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GU - Block addresses in Main Banks85Table 44.M58LR128GU - Block addresses in Main Banks85Table 44.M58LR128GL - Parameter Bank block addresses86Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 44.M58LR128GL - Block addresses in Main Banks86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87			73
package mechanical data75Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Main Bank base addresses81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Parameter Bank block addresses83Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Main Bank base addresses84Table 42.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GL - Parameter Bank block addresses85Table 44.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Parameter Bank block addresses85Table 44.M58LR128GL - Parameter Bank block addresses86Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87	Table 31.		
Table 32.Ordering information scheme78Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Main Bank base addresses81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Main Bank base addresses83Table 38.M58LR256GL - Main Bank base addresses83Table 39.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Parameter Bank block addresses86Table 43.M58LR128GL - Block addresses in Main Banks86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87			75
Table 33.M58LR256GU - Parameter Bank block addresses80Table 34.M58LR256GU - Main Bank base addresses81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Main Bank base addresses83Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR256GL - Block addresses in Main Banks83Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Main Bank base addresses84Table 42.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Parameter Bank block addresses85Table 44.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87	Table 32.		
Table 34.M58LR256GU - Main Bank base addresses81Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Main Bank base addresses83Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Parameter Bank block addresses84Table 41.M58LR128GU - Main Bank base addresses84Table 42.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87	Table 33.		
Table 35.M58LR256GU - Block addresses in Main Banks81Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Main Bank base addresses83Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Main Bank base addresses84Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87	Table 34.		
Table 36.M58LR256GL - Parameter Bank block addresses82Table 37.M58LR256GL - Main Bank base addresses83Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Main Bank base addresses84Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GU - Block addresses in Main Banks85Table 43.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87	Table 35.		
Table 37.M58LR256GL - Main Bank base addresses83Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Main Bank base addresses84Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Parameter Bank block addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87			
Table 38.M58LR256GL - Block addresses in Main Banks83Table 39.M58LR128GU - Parameter Bank block addresses84Table 40.M58LR128GU - Main Bank base addresses84Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Main Bank base addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87			
Table 39.M58LR128GU - Parameter Bank block addresses.84Table 40.M58LR128GU - Main Bank base addresses .84Table 41.M58LR128GU - Block addresses in Main Banks .85Table 42.M58LR128GL - Parameter Bank block addresses .85Table 43.M58LR128GL - Parameter Bank block addresses .86Table 44.M58LR128GL - Block addresses in Main Banks .86Table 45.Query structure overview .87	Table 38.		
Table 40.M58LR128GU - Main Bank base addresses84Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Main Bank base addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87	Table 39.		
Table 41.M58LR128GU - Block addresses in Main Banks85Table 42.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Main Bank base addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87	Table 40.		
Table 42.M58LR128GL - Parameter Bank block addresses85Table 43.M58LR128GL - Main Bank base addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87	Table 41.		
Table 43.M58LR128GL - Main Bank base addresses86Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87			
Table 44.M58LR128GL - Block addresses in Main Banks86Table 45.Query structure overview87	Table 43.		
Table 45. Query structure overview 87	Table 44.		
	Table 45.		
	Table 46.		



Table 47.	CFI query system interface information	89
Table 48.	Device geometry definition	
Table 49.	Primary algorithm-specific extended query table	91
Table 50.	Protection Register information	92
Table 51.	Burst Read information	92
Table 52.	Bank and Erase block region information	93
Table 53.	Bank and Erase block region 1 information	93
Table 54.	Bank and Erase block region 2 information	95
Table 55.	Command interface states - modify table, next state	05
Table 56.	Command interface states - modify table, next output state	07
Table 57.	Command interface states - lock table, next state	09
Table 58.	Command interface states - lock table, next output state	11
Table 59.	Document revision history 1	13



List of figures

Figure 1.	Logic diagram
Figure 2.	VFBGA connections (top view through package)11
Figure 3.	M58LR256GU/L memory map
Figure 4.	M58LR128GU/L memory map14
Figure 5.	Protection Register memory map
Figure 6.	X-latency and data output configuration example
Figure 7.	Wait configuration example
Figure 8.	AC measurement I/O waveform
Figure 9.	AC measurement load circuit
Figure 10.	Asynchronous Random Access Read AC waveforms61
Figure 11.	Synchronous Burst Read AC waveforms
Figure 12.	Single Synchronous Read AC waveforms
Figure 13.	Synchronous Burst Read Suspend AC waveforms
Figure 14.	Clock input AC waveform
Figure 15.	Write AC waveforms, Write Enable controlled
Figure 16.	Write AC waveforms, Chip Enable controlled
Figure 17.	Reset and Power-up AC waveforms71
Figure 18.	VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, bottom view package outline 72
Figure 19.	VFBGA44 7.7 \times 9mm - 10 \times 4 ball array, 0.50mm pitch, bottom view
	package outline
Figure 20.	VFBGA44 daisy chain - package connections (top view through package)
Figure 21.	VFBGA44 daisy chain - PCB connection proposal (top view through package) 77
Figure 22.	Program flowchart and pseudo code
Figure 23.	Buffer Program flowchart and pseudo code
Figure 24.	Program Suspend & Resume flowchart and pseudo code
Figure 25.	Block Erase flowchart and pseudo code
Figure 26.	Erase Suspend & Resume flowchart and pseudo code
Figure 27.	Locking operations flowchart and pseudo code
Figure 28.	Protection Register Program Flowchart and Pseudo Code
Figure 29.	Buffer Enhanced Factory Program Flowchart and Pseudo Code

1 Summary description

The M58LR128GU/L and M58LR256GU/L are 128 Mbit (8 Mbit x16) and 256 Mbit (16 Mbit x16) non-volatile Flash memories, respectively. They will be referred to as M58LRxxxGU/L in the rest of the document unless otherwise specified.

The M58LRxxxGU/L may be erased electrically at block level and programmed in-system on a Word-by-Word basis using a 1.7V to 2.0V V_{DD} supply for the circuitry and a 1.7V to 2.0V V_{DDQ} supply for the Input/Output pins. An optional 9V V_{PP} power supply is provided to speed up factory programming.

The first sixteen address lines are multiplexed with the Data Input/Output signals on the multiplexed address/data bus ADQ0-ADQ15. The remaining address lines A16-A23 (M58LR256GU/L) or A16-A22 (M58LR128GU/L) are the Most Significant Bit addresses.

The devices feature an asymmetrical block architecture and are based on a multi-level cell technology.

- M58LR256GU/L has an array of 259 blocks, and is divided into 16 Mbit banks. There
 are 15 banks each containing 16 main blocks of 64 KWords, and one parameter bank
 containing 4 parameter blocks of 16 KWords and 15 main blocks of 64 KWords.
- M58LR128GU/L has an array of 131 blocks, and is divided into 8 Mbit banks. There are 15 banks each containing 8 main blocks of 64 KWords, and one parameter bank containing 4 parameter blocks of 16 KWords and 7 main blocks of 64 KWords.

The Multiple Bank Architecture allows Dual Operations, while programming or erasing in one bank, read operations are possible in other banks. Only one bank at a time is allowed to be in program or erase mode. It is possible to perform burst reads that cross bank boundaries. The bank architecture is summarized in Tables 2 and 3, and the memory maps are shown in Figures 3 and 4. The Parameter Blocks are located at the top of the memory address space for the M58LR256GU and M58LR128GU, and at the bottom for the M58LR256GL and M58LR128GL.

Each block can be erased separately. Erase can be suspended, in order to perform a program or read operation in any other block, and then resumed. Program can be suspended to read data at any memory location except for the one being programmed, and then resumed. Each block can be programmed and erased over 100,000 cycles using the supply voltage V_{DD}. There is a Buffer Enhanced Factory programming command available to speed up programming.

Program and erase commands are written to the Command Interface of the memory. An internal Program/Erase Controller takes care of the timings necessary for program and erase operations. The end of a program or erase operation can be detected and any error conditions identified in the Status Register. The command set required to control the memory is consistent with JEDEC standards.

The device supports Synchronous Burst Read and Asynchronous Read from all blocks of the memory array; at power-up the device is configured for Asynchronous Read. In Synchronous Burst Read mode, data is output on each clock cycle at frequencies of up to 66MHz. The Synchronous Burst Read operation can be suspended and resumed.

The device features an Automatic Standby mode. When the bus is inactive during Asynchronous Read operations, the device automatically switches to the Automatic Standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.




The M58LRxxxGU/L features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency, enabling instant code and data protection. All blocks have three levels of protection. They can be locked and locked-down individually preventing any accidental programming or erasure. There is an additional hardware protection against program and erase. When $V_{PP} \leq V_{PPLK}$ all blocks are protected against program or erase. All blocks are locked at power- up.

The device includes 17 Protection Registers and 2 Protection Register locks, one for the first Protection Register and the other for the 16 One-Time-Programmable (OTP) Protection Registers of 128 bits each. The first Protection Register is divided into two segments: a 64 bit segment containing a unique device number written by ST, and a 64 bit segment One-Time-Programmable (OTP) by the user. The user programmable segment can be permanently protected. *Figure 5*, shows the Protection Register Memory Map.

The M58LR256GU/L is offered in a VFBGA44, 8 x 10mm, 0.50mm pitch package whereas the M58LR128GU/L is offered in a VFBGA44, 7.7 x 9mm, 0.50mm pitch package.

The memories are supplied with all the bits erased (set to '1').





1. Amax is equal to A22 for the M58LR128GU/L and to A23 for the M58LR256GU/L.



Table 1. Signal names	
A16-Amax ⁽¹⁾	Address Inputs
ADQ0-ADQ15	Data Input/Outputs or Address Inputs, Command Inputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
RP	Reset
WP	Write Protect
К	Clock
Ē	Latch Enable
WAIT	Wait
V _{DD}	Supply Voltage
V _{DDQ}	Supply Voltage for Input/Output Buffers
V _{PP}	Optional Supply Voltage for Fast Program & Erase
V _{SS}	Ground
V _{SSQ}	Ground Input/Output Supply
NC	Not Connected Internally
DU	Do Not Use
	·

Table	1.	Signal	names
IUNIC		Orginal	numes

1. Amax is equal to A22 for the M58LR128GU/L and to A23 for the M58LR256GU/L.



Figure 2.	VFBGA conn	ections	s (top viev	w throug	h packag	e)			
14								(ON	ai10089
13									
12			A22	Vsso,	(10)	ADQ0			
1			A17	(ш)	ADQ8	ADQ1			
10			A19	A18	ADQ9	VDDQ			
თ			PP	WP	ADQ2	ADQ10			
ω			(≥	(LE)	ADQ3	ADQ11			
7			VDD	A23 ⁽¹⁾	ADQ12	ADQ4			
Q			(×)		ADQ13	ADQ5			
5			V _{SS}	A20	ADQ6	Vsso,			
4			A21	A16	ADQ7	ADQ14			
ю			WAIT	VDDQ	V _{SS}				
2									
÷	(N							N N N	
	A	۵	U	۵	ш	ш	U	т	

Figure 2. VFBGA connections (top view through package)

1. Ball D7 is A23 in the M58LR256GU/L. It is Not Connected Internally (NC) in the M58LR128GU/L.



Number	Bank Size	Parameter Blocks	Main Blocks
Parameter Bank	16 Mbits	4 blocks of 16 KWords	15 blocks of 64 KWords
Bank 1	16 Mbits	-	16 blocks of 64 KWords
Bank 2	16 Mbits	-	16 blocks of 64 KWords
Bank 3	16 Mbits	-	16 blocks of 64 KWords
Bank 14	16 Mbits	-	16 blocks of 64 KWords
Bank 15	16 Mbits	-	16 blocks of 64 KWords

Table 2. M58LR256GU/L bank architecture

Table 3. M58LR128GU/L bank architecture

Number	Bank Size	Parameter Blocks	Main Blocks
Parameter Bank	8 Mbits	4 blocks of 16 KWords	7 blocks of 64 KWords
Bank 1	8 Mbits	-	8 blocks of 64 KWords
Bank 2	8 Mbits	-	8 blocks of 64 KWords
Bank 3	8 Mbits	-	8 blocks of 64 KWords
Bank 14	8 Mbits	-	8 blocks of 64 KWords
Bank 15	8 Mbits	-	8 blocks of 64 KWords






Figure 3. M58LR256GU/L memory map






Figure 4. M58LR128GU/L memory map



2 Signal descriptions

See *Figure 1: Logic diagram* and *Table 1: Signal names*, for a brief overview of the signals connected to this device.

2.1 Address Inputs (ADQ0-ADQ15 and A16-Amax)

Amax is equal to A23 in the M58LR256GU/L and to A22 in the M58LR128GU/L.

The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Program/Erase Controller.

2.2 Data Input/Output (ADQ0-ADQ15)

The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

2.3 Chip Enable (E)

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at V_{IL} and Reset is at V_{IH} the device is in active mode. When Chip Enable is at V_{IH} the memory is deselected, the outputs are high impedance and the power consumption is reduced to the stand-by level.

2.4 Output Enable (G)

The Output Enable input controls data outputs during the Bus Read operation of the memory.

2.5 Write Enable (\overline{W})

The Write Enable input controls the Bus Write operation of the memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

2.6 Write Protect (WP)

Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is at V_{IL} , the Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at V_{IH} , the Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (refer to *Table 18: Lock status*).



2.7 Reset (\overline{RP})

The Reset input provides a hardware reset of the memory. When Reset is at V_{IL} , the memory is in reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current I_{DD2} . Refer to *Table 23: DC characteristics - currents*, for the value of I_{DD2} . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at V_{IH} , the device is in normal operation. Exiting reset mode the device enters asynchronous read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to V_{RPH} (refer to *Table 24: DC characteristics - voltages*).

2.8 Latch Enable (L)

Latch Enable latches the ADQ0-ADQ15 and A16-Amax address bits on its rising edge. The address latch is transparent when Latch Enable is at V_{IL} and it is inhibited when Latch Enable is at V_{IL} .

2.9 Clock (K)

The clock input synchronizes the memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at V_{IL} . Clock is ignored during asynchronous read and in write operations.

2.10 Wait (WAIT)

Wait is an output signal used during synchronous read to indicate whether the data on the output bus are valid. This output is high impedance when Chip Enable is at V_{IH} or Reset is at V_{IL} . It can be configured to be active during the wait cycle or one clock cycle in advance. The WAIT signal is forced deasserted when Output Enable is at V_{IH} .

2.11 V_{DD} supply voltage

 V_{DD} provides the power supply to the internal core of the memory device. It is the main power supply for all operations (Read, Program and Erase).

2.12 V_{DDQ} supply voltage

 V_{DDQ} provides the power supply to the I/O pins and enables all Outputs to be powered independently from $V_{DD}.$ V_{DDQ} can be tied to V_{DD} or can use a separate supply.



2.13 V_{PP} Program supply voltage

 V_{PP} is both a control input and a power supply pin. The two functions are selected by the voltage range applied to the pin.

If V_{PP} is kept in a low voltage range (0V to V_{DDQ}) V_{PP} is seen as a control input. In this case a voltage lower than V_{PPLK} gives absolute protection against program or erase, while V_{PP} in the V_{PP1} range enables these functions (see Tables 23 and 24, DC Characteristics for the relevant values). V_{PP} is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect and program or erase operations continue.

If V_{PP} is in the range of V_{PPH} it acts as a power supply pin. In this condition V_{PP} must be stable until the Program/Erase algorithm is completed.

2.14 V_{SS} ground

V_{SS} ground is the reference for the core supply. It must be connected to the system ground.

2.15 V_{SSQ} ground

 V_{SSQ} ground is the reference for the input/output circuitry driven by $V_{DDQ}.$ V_{SSQ} must be connected to V_{SS}

Note: Each device in a system should have V_{DD} , V_{DDQ} and V_{PP} decoupled with a 0.1µF ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 9: AC measurement load circuit. The PCB track widths should be sufficient to carry the required V_{PP} program and erase currents.



3 Bus operations

There are six standard bus operations that control the device. These are Bus Read, Bus Write, Address Latch, Output Disable, Standby and Reset. See *Table 4: Bus operations*, for a summary.

Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect Bus Write operations.

3.1 Bus Read

Bus Read operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register and the Common Flash Interface. Both Chip Enable and Output Enable must be at V_{IL} in order to perform a read operation. The Chip Enable input should be used to enable the device. Output Enable should be used to gate data onto the output. The data read depends on the previous command written to the memory (see Command Interface section). See Figures *10*, *11* and *12* Read AC Waveforms, and Tables *25* and *26* Read AC Characteristics, for details of when the output becomes valid.

3.2 Bus Write

Bus Write operations write Commands to the memory or latch Input Data to be programmed. A bus write operation is initiated when Chip Enable and Write Enable are at V_{IL} with Output Enable at V_{IH} . Commands, Input Data and Addresses are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first. The addresses must be latched prior to the write operation by toggling Latch Enable. In this case the Latch Enable must be tied to V_{IH} during the bus write operation.

See Figures 15 and 16, Write AC Waveforms, and Tables 27 and 28, Write AC Characteristics, for details of the timing requirements.

3.3 Address Latch

Address latch operations input valid addresses. Both Chip enable and Latch Enable must be at V_{IL} during address latch operations. The addresses are latched on the rising edge of Latch Enable.

3.4 Output Disable

The outputs are high impedance when the Output Enable is at V_{IH}.



3.5 Standby

Standby disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in standby when Chip Enable and Reset are at V_{IH}. The power consumption is reduced to the standby level I_{DD3} and the outputs are set to high impedance, independently from the Output Enable or Write Enable inputs. If Chip Enable switches to V_{IH} during a program or erase operation, the device enters Standby mode when finished.

3.6 Reset

During Reset mode the memory is deselected and the outputs are high impedance. The memory is in Reset mode when Reset is at V_{IL}. The power consumption is reduced to the Reset level, independently from the Chip Enable, Output Enable or Write Enable inputs. If Reset is pulled to V_{SS} during a Program or Erase, this operation is aborted and the memory content is no longer valid.

Operation	Ē	G	W	Ē	RP	WAIT ⁽²⁾	ADQ15-ADQ0
Bus Read	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{IH}		Data Output
Bus Write	V _{IL}	VIH	V _{IL}	V _{IH}	V _{IH}		Data Input
Address Latch	V _{IL}	V _{IH}	Х	V _{IL}	V _{IH}		Address Input
Output Disable	V _{IL}	V _{IH}	V _{IH}	V _{IH}	V _{IH}		Hi-Z
Standby	V _{IH}	Х	Х	Х	V _{IH}	Hi-Z	Hi-Z
Reset	Х	Х	Х	Х	V _{IL}	Hi-Z	Hi-Z

Table 4.Bus operations⁽¹⁾

1. X = Don't care.

2. WAIT signal polarity is configured using the Set Configuration Register command.

57

4 Command interface

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. An internal Program/Erase Controller handles all timings and verifies the correct execution of the program and erase commands. The Program/Erase Controller provides a Status Register whose output may be read at any time to monitor the progress or the result of the operation.

The Command Interface is reset to read mode when power is first applied, when exiting from Reset or whenever V_{DD} is lower than V_{LKO} . Command sequences must be followed exactly. Any invalid combination of commands will be ignored.

Refer to Table 5: Command codes, Table 6: Standard commands, Table 7: Factory Program command, and Appendix D: Command interface state tables, for a summary of the Command Interface.

Hex Code	Command
01h	Block Lock Confirm
03h	Set Configuration Register Confirm
10h	Alternative Program Setup
20h	Block Erase Setup
2Fh	Block Lock-Down Confirm
40h	Program Setup
50h	Clear Status Register
60h	Block Lock Setup, Block Unlock Setup, Block Lock Down Setup and Set Configuration Register Setup
70h	Read Status Register
80h	Buffer Enhanced Factory Program
90h	Read Electronic Signature
98h	Read CFI Query
B0h	Program/Erase Suspend
C0h	Protection Register Program
D0h	Program/Erase Resume, Block Erase Confirm, Block Unlock Confirm or Buffer Program Confirm
E8h	Buffer Program
FFh	Read Array

Table 5. Command codes



4.1 Read Array command

The Read Array command returns the addressed bank to Read Array mode.

One Bus Write cycle is required to issue the Read Array command. Once a bank is in Read Array mode, subsequent read operations will output the data from the memory array.

A Read Array command can be issued to any banks while programming or erasing in another bank.

If the Read Array command is issued to a bank currently executing a program or erase operation, the bank will return to Read Array mode but the program or erase operation will continue, however the data output from the bank is not guaranteed until the program or erase operation has finished. The read modes of other banks are not affected.

4.2 Read Status Register command

The device contains a Status Register that is used to monitor program or erase operations.

The Read Status Register command is used to read the contents of the Status Register for the addressed bank.

One Bus Write cycle is required to issue the Read Status Register command. Once a bank is in Read Status Register mode, subsequent read operations will output the contents of the Status Register.

The Status Register data is latched on the falling edge of the Chip Enable or Output Enable signals. Either Chip Enable or Output Enable must be toggled to update the Status Register data

The Read Status Register command can be issued at any time, even during program or erase operations. The Read Status Register command will only change the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read the Status Register. A Read Array command is required to return the bank to Read Array mode.

See Table 10 for the description of the Status Register Bits.

4.3 Read Electronic Signature command

The Read Electronic Signature command is used to read the Manufacturer and Device Codes, the Lock Status of the addressed bank, the Protection Register, and the Configuration Register.

One Bus Write cycle is required to issue the Read Electronic Signature command. Once a bank is in Read Electronic Signature mode, subsequent read operations in the same bank will output the Manufacturer Code, the Device Code, the Lock Status of the addressed bank, the Protection Register, or the Configuration Register (see *Table 8*).

The Read Electronic Signature command can be issued at any time, even during program or erase operations, except during Protection Register Program operations. Dual operations between the Parameter bank and the Electronic Signature location are not allowed (see *Table 17: Dual operation limitations* for details).

If a Read Electronic Signature command is issued to a bank that is executing a program or erase operation the bank will go into Read Electronic Signature mode. Subsequent Bus Read cycles will output the Electronic Signature data and the Program/Erase controller will continue to program or erase in the background.

The Read Electronic Signature command will only change the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read the Electronic Signature. A Read Array command is required to return the bank to Read Array mode.

4.4 Read CFI Query command

The Read CFI Query command is used to read data from the Common Flash Interface (CFI).

One Bus Write cycle is required to issue the Read CFI Query command. Once a bank is in Read CFI Query mode, subsequent Bus Read operations in the same bank read from the Common Flash Interface.

The Read CFI Query command can be issued at any time, even during program or erase operations.

If a Read CFI Query command is issued to a bank that is executing a program or erase operation the bank will go into Read CFI Query mode. Subsequent Bus Read cycles will output the CFI data and the Program/Erase controller will continue to program or erase in the background.

The Read CFI Query command will only change the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read from the CFI. A Read Array command is required to return the bank to Read Array mode. Dual operations between the Parameter Bank and the CFI memory space are not allowed (see *Table 17: Dual operation limitations* for details).

See Appendix B: Common Flash Interface, Tables 45, 46, 47, 48, 49, 51, 52, 53 and 54 for details on the information contained in the Common Flash Interface memory area.



4.5 Clear Status Register command

The Clear Status Register command can be used to reset (set to '0') all error bits (SR1, 3, 4 and 5) in the Status Register.

One Bus Write cycle is required to issue the Clear Status Register command. The Clear Status Register command does not affect the read mode of the bank.

The error bits in the Status Register do not automatically return to '0' when a new command is issued. The error bits in the Status Register should be cleared before attempting a new program or erase command.

4.6 Block Erase command

The Block Erase command is used to erase a block. It sets all the bits within the selected block to '1'. All previous data in the block is lost.

If the block is protected then the erase operation will abort, the data in the block will not be changed and the Status Register will output the error.

Two Bus Write cycles are required to issue the command.

- The first bus cycle sets up the Block Erase command.
- The second latches the block address and starts the Program/Erase Controller.

If the second bus cycle is not the Block Erase Confirm code, Status Register bits SR4 and SR5 are set and the command is aborted.

Once the command is issued the bank enters Read Status Register mode and any read operation within the addressed bank will output the contents of the Status Register. A Read Array command is required to return the bank to Read Array mode.

During Block Erase operations the bank containing the block being erased will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend command, all other commands will be ignored.

The Block Erase operation aborts if Reset, \overline{RP} , goes to V_{IL}. As data integrity cannot be guaranteed when the Block Erase operation is aborted, the block must be erased again.

Refer to Dual Operations section for detailed information about simultaneous operations allowed in banks not being erased.

Typical Erase times are given in Table 19: Program/Erase times and endurance cycles.

See *Appendix C*, *Figure 25: Block Erase flowchart and pseudo code*, for a suggested flowchart for using the Block Erase command.



4.7 **Program command**

The program command is used to program a single Word to the memory array.

If the block being programmed is protected, then the Program operation will abort, the data in the block will not be changed and the Status Register will output the error.

Two Bus Write cycles are required to issue the Program Command.

- The first bus cycle sets up the Program command.
- The second latches the address and data to be programmed and starts the Program/Erase Controller.

Once the programming has started, read operations in the bank being programmed output the Status Register content.

During a Program operation, the bank containing the Word being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend command, all other commands will be ignored. A Read Array command is required to return the bank to Read Array mode.

Refer to Dual Operations section for detailed information about simultaneous operations allowed in banks not being programmed.

Typical Program times are given in Table 19: Program/Erase times and endurance cycles.

The Program operation aborts if Reset, \overline{RP} , goes to V_{IL}. As data integrity cannot be guaranteed when the Program operation is aborted, the block must be erased before retrying the programming operation.

See *Appendix C*, *Figure 22: Program flowchart and pseudo code*, for the flowchart for using the Program command.



4.8 Buffer Program command

The Buffer Program Command makes use of the device's 32-Word Write Buffer to speed up programming. Up to 32 Words can be loaded into the Write Buffer. The Buffer Program command dramatically reduces in-system programming time compared to the standard non-buffered Program command.

Four successive steps are required to issue the Buffer Program command.

1. The first Bus Write cycle sets up the Buffer Program command. The setup code can be addressed to any location within the targeted block.

After the first Bus Write cycle, read operations in the bank will output the contents of the Status Register. Status Register bit SR7 should be read to check that the buffer is available (SR7 = 1). If the buffer is not available (SR7 = 0), re-issue the Buffer Program command to update the Status Register contents.

- 2. The second Bus Write cycle sets up the number of Words to be programmed. Value n is written to the same block address, where n+1 is the number of Words to be programmed.
- 3. Use n+1 Bus Write cycles to load the address and data for each Word into the Write Buffer. Addresses must lie within the range from the start address to the start address + n, where the start address is the location of the first data to be programmed. Optimum performance is obtained when the start address corresponds to a 32 Word boundary. If the start address is not aligned to a 32 word boundary, the total programming time is doubled
- 4. The final Bus Write cycle confirms the Buffer Program command and starts the program operation.

All the addresses used in the Buffer Program operation must lie within the same block.

Invalid address combinations or failing to follow the correct sequence of Bus Write cycles will set an error in the Status Register and abort the operation without affecting the data in the memory array.

If the Status Register bits SR4 and SR5 are set to '1', the Buffer Program Command is not accepted. Clear the Status Register before re-issuing the command.

If the block being programmed is protected an error will be set in the Status Register and the operation will abort without affecting the data in the memory array.

During Buffer Program operations the bank being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend command, all other commands will be ignored.

Refer to Dual Operations section for detailed information about simultaneous operations allowed in banks not being programmed.

See *Appendix C*, *Figure 23: Buffer Program flowchart and pseudo code*, for a suggested flowchart on using the Buffer Program command.



4.9 Buffer Enhanced Factory Program command

The Buffer Enhanced Factory Program command has been specially developed to speed up programming in manufacturing environments where the programming time is critical.

It is used to program one or more Write Buffer(s) of 32 Words to a block. Once the device enters Buffer Enhanced Factory Program mode, the Write Buffer can be reloaded any number of times as long as the address remains within the same block. Only one block can be programmed at a time.

If the block being programmed is protected, then the Program operation will abort, the data in the block will not be changed and the Status Register will output the error.

The use of the Buffer Enhanced Factory Program command requires certain operating conditions:

- V_{PP} must be set to V_{PPH}
- V_{DD} must be within operating range
- Ambient temperature T_A must be 30°C ± 10°C
- The targeted block must be unlocked
- The start address must be aligned with the start of a 32 Word buffer boundary
- The address must remain the Start Address throughout programming.

Dual operations are not supported during the Buffer Enhanced Factory Program operation and the command cannot be suspended.

The Buffer Enhanced Factory Program Command consists of three phases: the Setup Phase, the Program and Verify Phase, and the Exit Phase, Please refer to *Table 7: Factory Program command* for detail information.

4.9.1 Setup phase

The Buffer Enhanced Factory Program command requires two Bus Write cycles to initiate the command.

- The first Bus Write cycle sets up the Buffer Enhanced Factory Program command.
- The second Bus Write cycle confirms the command.

After the confirm command is issued, read operations output the contents of the Status Register. The read Status Register command must not be issued as it will be interpreted as data to program.

The Status Register P/E.C. Bit SR7 should be read to check that the P/E.C. is ready to proceed to the next phase.

If an error is detected, SR4 goes high (set to '1') and the Buffer Enhanced Factory Program operation is terminated. See Status Register section for details on the error.



4.9.2 Program and Verify phase

The Program and Verify Phase requires 32 cycles to program the 32 Words to the Write Buffer. The data is stored sequentially, starting at the first address of the Write Buffer, until the Write Buffer is full (32 Words). To program less than 32 Words, the remaining Words should be programmed with FFFFh.

Three successive steps are required to issue and execute the Program and Verify Phase of the command.

- 1. Use one Bus Write operation to latch the Start Address and the first Word to be programmed. The Status Register Bank Write Status bit SR0 should be read to check that the P/E.C. is ready for the next Word.
- 2. Each subsequent Word to be programmed is latched with a new Bus Write operation. The address must remain the Start Address as the P/E.C. increments the address location.If any address that is not in the same block as the Start Address is given, the Program and Verify Phase terminates. Status Register bit SR0 should be read between each Bus Write cycle to check that the P/E.C. is ready for the next Word.
- 3. Once the Write Buffer is full, the data is programmed sequentially to the memory array. After the program operation the device automatically verifies the data and reprograms if necessary.

The Program and Verify phase can be repeated, without re-issuing the command, to program additional 32 Word locations as long as the address remains in the same block.

4. Finally, after all Words, or the entire block have been programmed, write one Bus Write operation to any address outside the block containing the Start Address, to terminate Program and Verify Phase.

Status Register bit SR0 must be checked to determine whether the program operation is finished. The Status Register may be checked for errors at any time but it must be checked after the entire block has been programmed.

4.9.3 Exit phase

Status Register P/E.C. bit SR7 set to '1' indicates that the device has exited the Buffer Enhanced Factory Program operation and returned to Read Status Register mode. A full Status Register check should be done to ensure that the block has been successfully programmed. See the section on the Status Register for more details.

For optimum performance the Buffer Enhanced Factory Program command should be limited to a maximum of 100 program/erase cycles per block. If this limit is exceeded the internal algorithm will continue to work properly but some degradation in performance is possible. Typical program times are given in *Table 19*.

See Appendix C, Figure 29: Buffer Enhanced Factory Program Flowchart and Pseudo Code, for a suggested flowchart on using the Buffer Enhanced Factory Program command.



4.10 Program/Erase Suspend command

The Program/Erase Suspend command is used to pause a Program or Block Erase operation. The command can be addressed to any bank.

The Program/Erase Resume command is required to restart the suspended operation.

One bus write cycle is required to issue the Program/Erase Suspend command. Once the Program/Erase Controller has paused bits SR7, SR6 and/ or SR2 of the Status Register will be set to '1'.

The following commands are accepted during Program/Erase Suspend:

- Program/Erase Resume
- Read Array (data from erase-suspended block or program-suspended Word is not valid)
- Read Status Register
- Read Electronic Signature
- Read CFI Query.

Additionally, if the suspended operation was a Block Erase then the following commands are also accepted:

- Clear Status Register
- Program (except in erase-suspended block)
- Buffer Program (except in erase suspended blocks)
- Block Lock
- Block Lock-Down
- Block Unlock.

During an erase suspend the block being erased can be protected by issuing the Block Lock or Block Lock-Down commands. When the Program/Erase Resume command is issued the operation will complete.

It is possible to accumulate multiple suspend operations. For example: suspend an erase operation, start a program operation, suspend the program operation, then read the array.

If a Program command is issued during a Block Erase Suspend, the erase operation cannot be resumed until the program operation has completed.

The Program/Erase Suspend command does not change the read mode of the banks. If the suspended bank was in Read Status Register, Read Electronic signature or Read CFI Query mode the bank remains in that mode and outputs the corresponding data.

Refer to Dual Operations section for detailed information about simultaneous operations allowed during Program/Erase Suspend.

During a Program/Erase Suspend, the device can be placed in standby mode by taking Chip Enable to V_{IH} . Program/erase is aborted if Reset, \overline{RP} , goes to V_{IL} .

See Appendix C, Figure 24: Program Suspend & Resume flowchart and pseudo code, and Figure 26: Erase Suspend & Resume flowchart and pseudo code, for flowcharts for using the Program/Erase Suspend command.



4.11 Program/Erase Resume command

The Program/Erase Resume command is used to restart the program or erase operation suspended by the Program/Erase Suspend command. One Bus Write cycle is required to issue the command. The command can be issued to any address.

The Program/Erase Resume command does not change the read mode of the banks. If the suspended bank was in Read Status Register, Read Electronic signature or Read CFI Query mode the bank remains in that mode and outputs the corresponding data.

If a Program command is issued during a Block Erase Suspend, then the erase cannot be resumed until the program operation has completed.

See Appendix C, Figure 24: Program Suspend & Resume flowchart and pseudo code, and Figure 26: Erase Suspend & Resume flowchart and pseudo code, for flowcharts for using the Program/Erase Resume command.

4.12 Protection Register Program command

The Protection Register Program command is used to program the user One-Time-Programmable (OTP) segments of the Protection Register and the two Protection Register Locks.

The device features 16 OTP segments of 128 bits and one OTP segment of 64 bits, as shown in *Figure 5: Protection Register memory map*.

The segments are programmed one Word at a time. When shipped all bits in the segment are set to '1'. The user can only program the bits to '0'.

Two Bus Write cycles are required to issue the Protection Register Program command.

- The first bus cycle sets up the Protection Register Program command.
- The second latches the address and data to be programmed to the Protection Register and starts the Program/Erase Controller.

Read operations to the bank being programmed output the Status Register content after the program operation has started.

Attempting to program a previously protected Protection Register will result in a Status Register error.

The Protection Register Program cannot be suspended. Dual operations between the Parameter Bank and the Protection Register memory space are not allowed (see *Table 17: Dual operation limitations* for details)

The two Protection Register Locks are used to protect the OTP segments from further modification. The protection of the OTP segments is not reversible. Refer to *Figure 5: Protection Register memory map2*, and <Blue>Table 9., Protection Register locks, for details on the Lock bits.

See Appendix C, Figure 28: Protection Register Program Flowchart and Pseudo Code, for a flowchart for using the Protection Register Program command.



4.13 Set Configuration Register command

The Set Configuration Register command is used to write a new value to the Configuration Register.

Two Bus Write cycles are required to issue the Set Configuration Register command.

- The first cycle sets up the Set Configuration Register command and the address corresponding to the Configuration Register content.
- The second cycle writes the Configuration Register data and the confirm command.

The Configuration Register data must be written as an address during the bus write cycles, that is ADQ0 = CR0, ADQ1 = CR1, ..., ADQ15 = CR15. Addresses A16-Amax are ignored.

Read operations output the array content after the Set Configuration Register command is issued.

The Read Electronic Signature command is required to read the updated contents of the Configuration Register.

4.14 Block Lock command

The Block Lock command is used to lock a block and prevent program or erase operations from changing the data in it. All blocks are locked after power-up or reset.

Two Bus Write cycles are required to issue the Block Lock command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address and locks the block.

The lock status can be monitored for each block using the Read Electronic Signature command. *Table 18* shows the Lock Status after issuing a Block Lock command.

Once set, the Block Lock bits remain set even after a hardware reset or power-down/powerup. They are cleared by a Block Unlock command.

Refer to the section, Block Locking, for a detailed explanation. See *Appendix C*, *Figure 27: Locking operations flowchart and pseudo code*, for a flowchart for using the Lock command.

4.15 Block Unlock command

The Block Unlock command is used to unlock a block, allowing the block to be programmed or erased.

Two Bus Write cycles are required to issue the Block Unlock command.

- The first bus cycle sets up the Block Unlock command.
- The second Bus Write cycle latches the block address and unlocks the block.

The lock status can be monitored for each block using the Read Electronic Signature command. *Table 18* shows the protection status after issuing a Block Unlock command.

Refer to the section, Block Locking, for a detailed explanation and *Appendix C*, *Figure 27: Locking operations flowchart and pseudo code*, for a flowchart for using the Block Unlock command.



4.16 Block Lock-Down command

The Block Lock-Down command is used to lock-down a locked or unlocked block.

A locked-down block cannot be programmed or erased. The lock status of a locked-down block cannot be changed when \overline{WP} is low, V_{IL} . When \overline{WP} is high, V_{IH} , the lock-down function is disabled and the locked blocks can be individually unlocked by the Block Unlock command.

Two Bus Write cycles are required to issue the Block Lock-Down command.

- The first bus cycle sets up the Block Lock-Down command.
- The second Bus Write cycle latches the block address and locks-down the block.

The lock status can be monitored for each block using the Read Electronic Signature command.

Locked-Down blocks revert to the locked (and not locked-down) state when the device is reset on power-down. *Table 18* shows the Lock Status after issuing a Block Lock-Down command.

Refer to the section, Block Locking, for a detailed explanation and *Appendix C*, *Figure 27: Locking operations flowchart and pseudo code*, for a flowchart for using the Lock-Down command.



		Bus Operations							
Commands	Cycles		1st Cycle	2nd Cycle					
	ပ	Op.	Add	Data	Op.	Add	Data		
Read Array	1+	Write	BKA	FFh	Read	WA	RD		
Read Status Register	1+	Write	BKA	70h	Read	BKA ⁽²⁾	SRD		
Read Electronic Signature	1+	Write	BKA	90h	Read	BKA ⁽²⁾	ESD		
Read CFI Query	1+	Write	BKA	98h	Read	BKA ⁽²⁾	QD		
Clear Status Register	1	Write	Х	50h					
Block Erase	2	Write	BKA or BA ⁽³⁾	20h	Write	BA	D0h		
Program	2	Write	BKA or WA ⁽³⁾	40h or 10h	Write	WA	PD		
		Write	BA	E8h	Write	BA	n		
Buffer Program ⁽⁴⁾	n+4	Write	PA ₁	PD ₁	Write	PA ₂	PD ₂		
		Write	PA _{n+1}	PD _{n+1}	Write	Х	D0h		
Program/Erase Suspend	1	Write	Х	B0h					
Program/Erase Resume	1	Write	Х	D0h					
Protection Register Program	2	Write	PRA	C0h	Write	PRA	PRD		
Set Configuration Register	2	Write	CRD	60h	Write	CRD	03h		
Block Lock	2	Write	BKA or BA ⁽³⁾	60h	Write	BA	01h		
Block Unlock	2	Write	BKA or BA ⁽³⁾	60h	Write	BA	D0h		
Block Lock-Down		Write	BKA or BA ⁽³⁾	60h	Write	BA	2Fh		

Table 6.Standard commands⁽¹⁾

 X = Don't Care, WA = Word Address in targeted bank, RD = Read Data, SRD = Status Register Data, ESD = Electronic Signature Data, QD = Query Data, BA = Block Address, BKA = Bank Address, PD = Program Data, PRA = Protection Register Address, PRD = Protection Register Data, CRD = Configuration Register Data.

2. Must be same bank as in the first cycle. The signature addresses are listed in Table 8.

3. Any address within the bank can be used.

4. n+1 is the number of Words to be programmed.



	Phase	6	Bus Write Operations										
Command		Cycles	1st		2nd		3rd		Final -1		Final		
			Add	Data	Add	Data	Add	Data	Ad	d	Data	Add	Data
Buffer Enhanced Factory Program	Setup	2	BKA or WA ⁽²⁾	80h	WA ₁	D0h							
	Program/ Verify ⁽³⁾	≥32	WA ₁	PD ₁	WA ₁	PD ₂	WA ₁	PD_3	WA	1	PD ₃₁	WA ₁	PD ₃₂
	Exit	1	NOT BA ₁ ⁽⁴⁾	х									

Table 7.Factory Program command⁽¹⁾

WA = Word Address in targeted bank, BKA = Bank Address, PD = Program Data, BA = Block Address, X = Don't Care.

2. Any address within the bank can be used.

3. The Program/Verify phase can be executed any number of times as long as the data is to be programmed to the same block.

4. WA_1 is the Start Address, NOT BA_1 = Not Block Address of WA_1 .

Table 8. Electronic Signature codes

	Code	Address (h)	Data (h)		
Manufacturer Code		Bank Address + 00	0020		
Davias Cada	Тор	Bank Address + 01	882C (M58LR256GU) 882E (M58LR128GU)		
Device Code	Bottom	Bank Address + 01	882D (M58LR256GL) 882F (M58LR128GL)		
	Locked		0001		
Block Brotaction	Unlocked	Block Address + 02	0000		
Block Protection	Locked and Locked-Down	Block Address + 02	0003		
	Unlocked and Locked-Down		0002		
Die Revision Code		Bank Address + 03	DRC ⁽¹⁾		
Configuration Regist	er	Bank Address + 05	CR ⁽¹⁾		
Protection Register	ST Factory Default	Bank Address + 80	0002		
PR0 Lock	OTP Area Permanently Locked	Dank Address + 60	0000		
Droto stiere De sister (Bank Address + 81 Bank Address + 84	Unique Device Number		
Protection Register F	~KU	Bank Address + 85 Bank Address + 88	OTP Area		
Protection Register F	PR1 through PR16 Lock	Bank Address + 89	PRLD ⁽¹⁾		
Protection Registers	PR1-PR16	Bank Address + 8A Bank Address + 109	OTP Area		

1. CR = Configuration Register, PRLD = Protection Register Lock Data, DRC = Die Revision Code.






Figure 5. Protection Register memory map



Lock			
Number	Address	Bits	Description
	80h	Bit 0	preprogrammed to protect Unique Device Number, address 81h to 84h in PR0
Lock 1		Bit 1	protects 64bits of OTP segment, address 85h to 88h in PR0
		Bits 2 to 15	reserved
		Bit 0	protects 128bits of OTP segment PR1
	89h	Bit 1	protects 128bits of OTP segment PR2
		Bit 2	protects 128bits of OTP segment PR3
Lock 2			
		Bit 13	protects 128bits of OTP segment PR14
		Bit 14	protects 128bits of OTP segment PR15
		Bit 15	protects 128bits of OTP segment PR16

Table 9.	Protection Register locks
----------	---------------------------

5 Status Register

The Status Register provides information on the current or previous program or erase operations. Issue a Read Status Register command to read the contents of the Status Register, refer to Read Status Register Command section for more details. To output the contents, the Status Register is latched and updated on the falling edge of the Chip Enable or Output Enable signals and can be read until Chip Enable or Output Enable returns to V_{IH} . The Status Register can only be read using single Asynchronous or Single Synchronous reads. Bus Read operations from any address within the bank, always read the Status Register during program and erase operations operations, if no Read Array command has been issued.

The various bits convey information about the status and any errors of the operation. Bits SR7, SR6, SR2 and SR0 give information on the status of the device and are set and reset by the device. Bits SR5, SR4, SR3 and SR1 give information on errors, they are set by the device but must be reset by issuing a Clear Status Register command or a hardware reset. If an error bit is set to '1' the Status Register should be reset before issuing another command.

The bits in the Status Register are summarized in *Table 10: Status Register bits*. Refer to *Table 10* in conjunction with the following text descriptions.

5.1 Program/Erase Controller status bit (SR7)

The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is active or inactive in any bank.

When the Program/Erase Controller Status bit is Low (set to '0'), the Program/Erase Controller is active; when the bit is High (set to '1'), the Program/Erase Controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller Status bit is Low immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses the bit is High.

5.2 Erase Suspend status bit (SR6)

The Erase Suspend Status bit indicates that an erase operation has been suspended in the addressed block. When the Erase Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

The Erase Suspend Status bit should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). SR6 is set within the Erase Suspend Latency time of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns Low.



5.3 Erase status bit (SR5)

The Erase Status bit is used to identify if there was an error during a Block Erase operation. When the Erase Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the block and still failed to verify that it has erased correctly.

The Erase Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

Once set High, the Erase Status bit must be set Low by a Clear Status Register command or a hardware reset before a new erase command is issued, otherwise the new command will appear to fail.

5.4 **Program status bit (SR4)**

The Program Status bit is used to identify if there was an error during a program operation.

The Program Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

When the Program Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the Word and still failed to verify that it has programmed correctly.

Attempting to program a '1' to an already programmed bit while $V_{PP} = V_{PPH}$ will also set the Program Status bit High. If V_{PP} is different from V_{PPH} , SR4 remains Low (set to '0') and the attempt is not shown.

Once set High, the Program Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program command is issued, otherwise the new command will appear to fail.

5.5 V_{PP} status bit (SR3)

The V_{PP} Status bit is used to identify an invalid voltage on the V_{PP} pin during program and erase operations. The V_{PP} pin is only sampled at the beginning of a program or erase operation. Program and erase operations are not guaranteed if V_{PP} becomes invalid during an operation.

When the V_{PP} Status bit is Low (set to '0'), the voltage on the V_{PP} pin was sampled at a valid voltage.

when the V_{PP} Status bit is High (set to '1'), the V_{PP} pin has a voltage that is below the V_{PP} Lockout Voltage, V_{PPLK}, the memory is protected and program and erase operations cannot be performed.

Once set High, the V_{PP} Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued, otherwise the new command will appear to fail.



5.6 Program Suspend status bit (SR2)

The Program Suspend Status bit indicates that a program operation has been suspended in the addressed block. The Program Suspend Status bit should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

When the Program Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

SR2 is set within the Program Suspend Latency time of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Program Suspend Status bit returns Low.

5.7 Block Protection Status Bit (SR1)

The Block Protection Status bit is used to identify if a Program or Block Erase operation has tried to modify the contents of a locked or locked-down block.

When the Block Protection Status bit is High (set to '1'), a program or erase operation has been attempted on a locked or locked-down block.

Once set High, the Block Protection Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued, otherwise the new command will appear to fail.

5.8 Bank Write/Multiple Word Program status bit (SR0)

The Bank Write Status bit indicates whether the addressed bank is programming or erasing. In Buffer Enhanced Factory Program mode the Multiple Word Program bit shows if the device is ready to accept a new Word to be programmed to the memory array.

The Bank Write Status bit should only be considered valid when the Program/Erase Controller Status SR7 is Low (set to '0').

When both the Program/Erase Controller Status bit and the Bank Write Status bit are Low (set to '0'), the addressed bank is executing a program or erase operation. When the Program/Erase Controller Status bit is Low (set to '0') and the Bank Write Status bit is High (set to '1'), a program or erase operation is being executed in a bank other than the one being addressed.

In Buffer Enhanced Factory Program mode if Multiple Word Program Status bit is Low (set to '0'), the device is ready for the next Word, if the Multiple Word Program Status bit is High (set to '1') the device is not ready for the next Word.

For further details on how to use the Status Register, see the Flowcharts and Pseudocodes provided in *Appendix C*.



Table	10. Status Registe			1			
Bit	Name	Туре	Logic Level ⁽¹⁾	Definition			
007	P/E.C. Status	Status	'1'	Ready			
367	P/E.C. Status	Status	'0'	Busy			
SR6	Erase Suspend Status	Status	'1'	Erase Sus	pended		
360	Erase Suspend Status	Sialus	'0'	Erase In p	rogress or Completed		
SR5	Erase Status	Error	'1'	Erase Erro	pr		
363	Llase Status	EIIO	'0'	Erase Suc	cess		
SR4	Program Status	Error	'1'	Program E	Error		
314	Flogram Status	EII0	'0'	Program S	Success		
SR3	V _{PP} Status	Error	'1'	V _{PP} Invalio	d, Abort		
513	Vpp Status	LIIUI	'0'	V _{PP} OK			
SR2	Program Suspend	Status	'1'	Program S	Suspended		
0112	Status	Status	'0'	Program II	Program In Progress or Completed		
SR1	Block Protection Status	Error	'1'	Program/Erase on protected Block, Abort			
UNI	Dioek 1 Tolection Otalus	LIIO	'0'	No operati	ion to protected blocks		
				SR7 = '1'	Not Allowed		
			'1'	SR7 = '0'	Program or erase operation in a bank other than the addressed bank		
	Bank Write Status	Status	'0'	SR7 = '1'	No Program or erase operation in the device		
SR0			0	SR7 = '0'	Program or erase operation in addressed bank		
SRU				SR7 = '1'	Not Allowed		
	Multiple Word Program Status (Buffer Enhanced Factory	Status	'1'	SR7 = '0'	the device is NOT ready for the next Buffer loading or is going to exit the BEFP mode		
	Program mode)		'0'	SR7 = '1'	the device has exited the BEFP mode		
				SR7 = '0'	the device is ready for the next Buffer loading		

 Table 10.
 Status Register bits

1. Logic level '1' is High, '0' is Low.

57

6 **Configuration Register**

The Configuration Register is used to configure the type of bus access that the memory will perform. Refer to Read Modes section for details on read operations.

The Configuration Register is set through the Command Interface using the Set Configuration Register command. After a reset or power-up the device is configured for asynchronous read (CR15 = 1). The Configuration Register bits are described in *Table 12*. They specify the selection of the burst length, burst type, burst X latency and the read operation. Refer to Figures 6 and 7 for examples of synchronous burst configurations.

6.1 Read Select bit (CR15)

The Read Select bit, CR15, is used to switch between Asynchronous and Synchronous Read operations.

When the Read Select bit is set to '1', read operations are asynchronous; when the Read Select bit is set to '0', read operations are synchronous.

Synchronous Burst Read is supported in both parameter and main blocks and can be performed across banks.

On reset or power-up the Read Select bit is set to '1' for asynchronous access.

6.2 X-Latency bits (CR13-CR11)

The X-Latency bits are used during Synchronous Read operations to set the number of clock cycles between the address being latched and the first data becoming available. Refer to *Figure 6: X-latency and data output configuration example*.

For correct operation the X-Latency bits can only assume the values in *Table 12: Configuration Register bits*.

Table 11 shows how to set the X-Latency parameter, taking into account the speed class of the device and the Frequency used to read the Flash memory in Synchronous mode.

fmax	t min	X-Latency min				
IIIax	t _K min	Speed 85ns (128Mbit)	Speed 90ns (256Mbit)			
30MHz	33ns	3	3			
40MHz	25ns	3	4			
54MHz	19ns	4	5			
66MHz	15ns	5	6			

Table 11. X-latency settings



6.3 Wait Polarity bit (CR10)

The Wait Polarity bit is used to set the polarity of the Wait signal used in Synchronous Burst Read mode. During Synchronous Burst Read mode the Wait signal indicates whether the data output are valid or a WAIT state must be inserted.

When the Wait Polarity bit is set to '0' the Wait signal is active Low. When the Wait Polarity bit is set to '1' the Wait signal is active High.

6.4 Data Output Configuration bit (CR9)

The Data Output Configuration bit is used to configure the output to remain valid for either one or two clock cycles during synchronous mode.

When the Data Output Configuration Bit is '0' the output data is valid for one clock cycle, when the Data Output Configuration Bit is '1' the output data is valid for two clock cycles.

The Data Output Configuration must be configured using the following condition:

• $t_{K} > t_{KQV} + t_{QVK_CPU}$

where:

- t_K is the clock period
- t_{QVK CPU} is the data setup time required by the system CPU
- t_{KQV} is the clock to data valid time

If this condition is not satisfied, the Data Output Configuration bit should be set to '1' (two clock cycles). Refer to *Figure 6: X-latency and data output configuration example*.

6.5 Wait Configuration bit (CR8)

The Wait Configuration bit is used to control the timing of the Wait output pin, WAIT, in Synchronous Burst Read mode.

When WAIT is asserted, Data is Not Valid and when WAIT is deasserted, Data is Valid.

When the Wait Configuration bit is Low (set to '0') the Wait output pin is asserted during the WAIT state. When the Wait Configuration bit is High (set to '1'), the Wait output pin is asserted one data cycle before the WAIT state.

6.6 Burst Type bit (CR7)

The Burst Type bit determines the sequence of addresses read during Synchronous Burst Reads.

The Burst Type bit is High (set to '1'), as the memory outputs from sequential addresses only.

See *Table 13: Burst type definition*, for the sequence of addresses output from a given starting address in sequential mode.



6.7 Valid Clock Edge bit (CR6)

The Valid Clock Edge bit, CR6, is used to configure the active edge of the Clock, K, during synchronous read operations. When the Valid Clock Edge bit is Low (set to '0') the falling edge of the Clock is the active edge. When the Valid Clock Edge bit is High (set to '1') the rising edge of the Clock is the active edge.

6.8 Wrap Burst bit (CR3)

The Wrap Burst bit, CR3, is used to select between wrap and no wrap. Synchronous burst reads can be confined inside the 4, 8 or 16 Word boundary (wrap) or overcome the boundary (no wrap).

When the Wrap Burst bit is Low (set to '0') the burst read wraps. When it is High (set to '1') the burst read does not wrap.

6.9 Burst length bits (CR2-CR0)

The Burst Length bits are used to set the number of Words to be output during a Synchronous Burst Read operation as result of a single address latch cycle.

They can be set for 4 Words, 8 Words, 16 Words or continuous burst, where all the Words are read sequentially. In continuous burst mode the burst sequence can cross bank boundaries.

In continuous burst mode, in 4, 8 or 16 Words no-wrap, depending on the starting address, the device asserts the WAIT signal to indicate that a delay is necessary before the data is output.

If the starting address is aligned to an 8 Word boundary no WAIT states are needed and the WAIT output is not asserted.

If the starting address is not aligned to the 8 Word boundary, WAIT will be asserted when the burst sequence crosses the first 16 Word boundary to indicate that the device needs an internal delay to read the successive Words in the array.

In the worst case, the number of WAIT states is one clock cycle less than the latency setting. The exact number is reported in *Table 14: Wait at the boundary*.

WAIT will be asserted only once during a continuous burst access. See also Section Table 13.: Burst type definition.

CR14, CR5 and CR4 are reserved for future use.



Bit	Description	Value	Description		
0015	Dood Coloct	0	Synchronous Read		
CR15	Read Select	1	Asynchronous Read (Default at power-on)		
CR14	Reserved	•			
		010	2 clock latency ⁽¹⁾		
		011	3 clock latency		
		100	4 clock latency		
CR13-CR11	X-Latency	101	5 clock latency		
		110	6 clock latency		
		111	7 clock latency (default)		
		Other c	onfigurations reserved		
CR10	Mait Delerity	0	WAIT is active Low (default)		
CRIU	Wait Polarity	1	WAIT is active High		
CR9	Data Output	0	Data held for one clock cycle		
CR9	Configuration	1	Data held for two clock cycles (default) ⁽¹⁾		
		0	WAIT is active during WAIT state (default)		
CR8	Wait Configuration	1	WAIT is active one data cycle before WAIT state ⁽¹⁾		
CR7	Burot Turoo	0	Reserved		
	Burst Type	1	Sequential (default)		
CR6	Valid Clock Edge	0	Falling Clock edge		
UNU	Valid Clock Edge	1	Rising Clock edge (default)		
CR5-CR4	Reserved				
CR3	Wrap Burst	0	Wrap		
013	map Duist	1	No Wrap (default)		
		001	4 Words		
CR2-CR0	Burst Length	010	8 Words		
		011	16 Words		
		111	Continuous (default)		

Table 12. Configuration Register bits

1. The combination X-Latency=2, Data held for two clock cycles and Wait active one data cycle before the WAIT state is not supported.



Iau	le 13.	Burst type				
Mode	Start		Seque	ential	Continuous Burst	
Мо	Add.	4 Words	8 Words	16 Words	Continuous Burst	
	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11-12- 13-14-15	0-1-2-3-4-5-6	
	1	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-5-6-7-8-9-10-11-12-13- 14-15-0	1-2-3-4-5-6-7	
	2	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-6-7-8-9-10-11-12-13- 14-15-0-1	2-3-4-5-6-7-8	
	3	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-7-8-9-10-11-12-13-14- 15-0-1-2	3-4-5-6-7-8-9	
Wrap	7	7-4-5-6	7-0-1-2-3-4-5-6	7-8-9-10-11-12-13-14-15-0-1-2- 3-4-5-6	7-8-9-10-11-12-13	
	12	12-13-14-15	12-13-14-15-8-9- 10-11	12-13-14-15-0-1-2-3-4-5-6-7-8- 9-10-11	12-13-14-15-16- 17	
	13	13-14-15-12	13-14-15-8-9-10- 11-12	13-14-15-0-1-2-3-4-5-6-7-8-9- 10-11-12	13-14-15-16-17- 18	
	14	14-15-12-13	14-15-8-9-10-11- 12-13	14-15-0-1-2-3-4-5-6-7-8-9-10- 11-12-13	-9-10- 14-15-16-17-18- 19	
	15	15-12-13-14	15-8-9-10-11-12- 13-14	15-0-1-2-3-4-5-6-7-8-9-10-11- 12-13-14	15-16-17-18-19- 20	
	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11-12- 13-14-15		
	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-5-6-7-89-10-11-12-13- 14-15-16		
	2	2-3-4-5	2-3-4-5-6-7-8-9	2-3-4-56-7-8-9-10-11-12-13- 14-15-16-17		
	3	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-7-8-9-10-11-12-13-14- 15-16-17-18		
_					Same as for Wrap	
No-wrap	7	7-8-9-10	7-8-9-10-11-12- 13-14	7-8-9-10-11-12-13-14-15-16- 17-18-19-20-21-22	(Wrap /No Wrap has no effect on	
2					Continuous Burst)	
	12	12-13-14-15	12-13-14-15-16- 17-18-19	12-13-14-15-16-17-18-19-20- 21-22-23-24-25-26-27		
	13	13-14-15-16	13-14-15-16-17- 18-19-20	13-14-15-16-17-18-19-20-21- 22-23-24-25-26-27-28		
	14	14-15-16-17	14-15-16-17-18- 19-20-21	14-15-16-17-18-19-20-21-22- 23-24-25-26-27-28-29		
	15	15-16-17-18	15-16-17-18-19- 20-21-22	15-16-17-18-19-20-21-22-23- 24-25-26-27-28-29-30		


Table 13. Burst type definition



Start	Number of WAIT states									
Address	X-Latency = 7	X-Latency = 6	X-Latency = 5	X-Latency = 4	X-Latency = 3	X-Latency = 2				
0	0	0	0	0	0	0				
1	0	0	0	0	0	0				
2	1	0	0	0	0	0				
3	2	1	0	0	0	0				
4	3	2	1	0	0	0				
5	4	3	2	1	0	0				
6	5	4	3	2	1	0				
7	6	5	4	3	2	1				

Table 14.Wait at the boundary






1. Amax is equal to A22 for the M58LR128GU/L and to A23 for the M58LR256GU/L.

2. The settings shown are X-latency = 4, Data Output held for one clock cycle.







1. Amax is equal to A22 for the M58LR128GU/L and to A23 for the M58LR256GU/L.



7 Read modes

Read operations can be performed in two different ways depending on the settings in the Configuration Register. If the clock signal is 'don't care' for the data output, the read operation is asynchronous; if the data output is synchronized with clock, the read operation is synchronous.

The read mode and format of the data output are determined by the Configuration Register. (See Configuration Register section for details). All banks support both asynchronous and synchronous read operations.

7.1 Asynchronous Read mode

In Asynchronous Read operations the clock signal is 'don't care'. The device outputs the data corresponding to the address latched, that is the memory array, Status Register, Common Flash Interface or Electronic Signature depending on the command issued. CR15 in the Configuration Register must be set to '1' for asynchronous operations.

The device features an Automatic Standby mode. During Asynchronous Read operations, after a bus inactivity of 150ns, the device automatically switches to the Automatic Standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.

In Asynchronous Read mode, the WAIT signal is always deasserted.

See Table 25: Asynchronous Read AC characteristics, Figure 10: Asynchronous Random Access Read AC waveforms, for details.



7.2 Synchronous Burst Read mode

In Synchronous Burst Read mode the data is output in bursts synchronized with the clock. It is possible to perform burst reads across bank boundaries.

Synchronous Burst Read mode can only be used to read the memory array. For other read operations, such as Read Status Register, Read CFI and Read Electronic Signature, Single Synchronous Read or Asynchronous Random Access Read must be used.

In Synchronous Burst Read mode the flow of the data output depends on parameters that are configured in the Configuration Register.

A burst sequence starts at the first clock edge (rising or falling depending on Valid Clock Edge bit CR6 in the Configuration Register) after the falling edge of Latch Enable or Chip Enable, whichever occurs last. Addresses are internally incremented and data is output on each data cycle after a delay which depends on the X latency bits CR13-CR11 of the Configuration Register.

The number of Words to be output during a Synchronous Burst Read operation can be configured as 4 Words, 8 Words, 16 Words or Continuous (Burst Length bits CR2-CR0). The data can be configured to remain valid for one or two clock cycles (Data Output Configuration bit CR9).

The order of the data output can be modified through the Wrap Burst bit in the Configuration Register. The burst sequence is sequential and can be confined inside the 4, 8 or 16 Word boundary (Wrap) or overcome the boundary (No Wrap).

The WAIT signal may be asserted to indicate to the system that an output delay will occur. This delay will depend on the starting address of the burst sequence and on the burst configuration.

WAIT is asserted during the X latency, the WAIT state and at the end of a 4, 8 and 16 Word burst. It is only deasserted when output data are valid or when \overline{G} is at V_{IH}. In Continuous Burst Read mode a WAIT state will occur when crossing the first 16 Word boundary. If the starting address is aligned to the Burst Length (4, 8 or 16 Words) the wrapped configuration has no impact on the output sequence.

The WAIT signal can be configured to be active Low or active High by setting CR10 in the Configuration Register.

See Table 26: Synchronous Read AC characteristics, and Figure 11: Synchronous Burst Read AC waveforms, for details.



7.2.1 Synchronous Burst Read Suspend

A Synchronous Burst Read operation can be suspended, freeing the data bus for other higher priority devices. It can be suspended during the initial access latency time (before data is output), or after the device has output data. When the Synchronous Burst Read operation is suspended, internal array sensing continues and any previously latched internal data is retained. A burst sequence can be suspended and resumed as often as required as long as the operating conditions of the device are met.

A Synchronous Burst Read operation is suspended when Chip Enable, \overline{E} , is Low and the current address has been latched (on a Latch Enable rising edge or on a valid clock edge). The Clock signal is then halted at V_{II} or at V_{II}, and Output Enable, \overline{G} , goes High.

When Output Enable, \overline{G} , becomes Low again and the Clock signal restarts, the Synchronous Burst Read operation is resumed exactly where it stopped.

WAIT being gated by \overline{E} , it will remain active and will not revert to high impedance when \overline{G} goes High. So if two or more devices are connected to the system's READY signal, to prevent bus contention the WAIT signal of the M58LRxxxGU/L should not be directly connected to the system's READY signal.

WAIT will revert to high-impedance when Chip Enable, \overline{E} , goes High.

See Table 26: Synchronous Read AC characteristics, and Figure 13: Synchronous Burst Read Suspend AC waveforms, for details.

7.3 Single Synchronous Read mode

Single Synchronous Read operations are similar to Synchronous Burst Read operations except that the memory outputs the same data to the end of the operation.

Synchronous Single Reads are used to read the Electronic Signature, Status Register, CFI, Block Protection Status, Configuration Register Status or Protection Register. When the addressed bank is in Read CFI, Read Status Register or Read Electronic Signature mode, the WAIT signal is deasserted when Output Enable, \overline{G} , is at V_{IH} or for the one clock cycle during which output data is valid. Otherwise, it is asserted.

See Table 26: Synchronous Read AC characteristics, and Figure 11: Synchronous Burst Read AC waveforms, for details.

57

8 Dual operations and Multiple Bank architecture

The Multiple Bank architecture of the M58LRxxxGU/L gives greater flexibility for software developers to split the code and data spaces within the memory array. The Dual Operations feature simplifies the software management of the device by allowing code to be executed from one bank while another bank is being programmed or erased.

The Dual Operations feature means that while programming or erasing in one bank, read operations are possible in another bank with zero latency (only one bank at a time is allowed to be in program or erase mode).

If a read operation is required in a bank, which is programming or erasing, the program or erase operation can be suspended.

Also if the suspended operation was erase then a program command can be issued to another block, so the device can have one block in Erase Suspend mode, one programming and other banks in read mode.

Bus Read operations are allowed in another bank between setup and confirm cycles of program or erase operations.

By using a combination of these features, read operations are possible at any moment in the M58LRxxxGU/L device.

Dual operations between the Parameter Bank and either of the CFI, the OTP or the Electronic Signature memory space are not allowed. *Table 17* shows which dual operations are allowed or not between the CFI, the OTP, the Electronic Signature locations and the memory array.

Tables 15 and 16 show the dual operations possible in other banks and in the same bank.

	Commands allowed in another bank										
Status of bank	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume			
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes			
Programming	Yes	Yes	Yes	Yes	_	-	Yes	-			
Erasing	Yes	Yes	Yes	Yes	_	-	Yes	-			
Program Suspended	Yes	Yes	Yes	Yes	_	-	-	Yes			
Erase Suspended	Yes	Yes	Yes	Yes	Yes	_	_	Yes			

Table 15. Dual operations allowed in other banks



		Commands allowed in same bank									
Status of bank	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume			
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes			
Programming	_(1)	Yes	Yes	Yes	_	-	Yes	-			
Erasing	_(1)	Yes	Yes	Yes	-	-	Yes	-			
Program Suspended	Yes ⁽²⁾	Yes	Yes	Yes	-	-	-	Yes			
Erase Suspended	Yes ⁽²⁾	Yes	Yes	Yes	Yes ⁽²⁾	_	_	Yes			

 Table 16.
 Dual operations allowed in same bank

1. The Read Array command is accepted but the data output is not guaranteed until the Program or Erase has completed.

2. Not allowed in the Word that is being erased or programmed.

Table 17. Dual operation limitations

	Current Status		Command	s allowed		
Current Status		Read CFI / OTP /	Read	Read Main Blocks		
		Electronic Signature	Parameter Blocks	Located in Parameter Bank	Not Located in Parameter Bank	
	Programming / Erasing Parameter Blocks		No	No	Yes	
Programming/ Erasing Main	Located in Parameter Bank	Yes	No	No	Yes	
Blocks	Not Located in Parameter Bank	Yes	Yes	Yes	In Different Bank Only	
Programm	Programming OTP		No	No	No	



9 Block locking

The M58LRxxxGU/L features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency. This locking scheme has three levels of protection.

- Lock/Unlock this first level allows software only control of block locking.
- Lock-Down this second level requires hardware interaction before locking can be changed.
- V_{PP} ≤V_{PPLK} the third level offers a complete hardware protection against program and erase on all blocks.

The protection status of each block can be set to Locked, Unlocked, and Locked-Down. *Table 18*, defines all of the possible protection states (\overline{WP} , ADQ1, ADQ0), and *Appendix C*, *Figure 27*, shows a flowchart for the locking operations.

9.1 Reading a block's Lock status

The lock status of every block can be read in the Read Electronic Signature mode of the device. To enter this mode issue the Read Electronic Signature command. Subsequent reads at the address specified in *Table 8*, will output the protection status of that block.

The lock status is represented by ADQ0 and ADQ1. ADQ0 indicates the Block Lock/Unlock status and is set by the Lock command and cleared by the Unlock command. ADQ0 is automatically set when entering Lock-Down. ADQ1 indicates the Lock-Down status and is set by the Lock-Down command. ADQ1 cannot be cleared by software, only by a hardware reset or power-down.

The following sections explain the operation of the locking system.

9.2 Locked state

The default status of all blocks on power-up or after a hardware reset is Locked (states (0,0,1) or (1,0,1)). Locked blocks are fully protected from program or erase operations. Any program or erase operations attempted on a locked block will return an error in the Status Register. The Status of a Locked block can be changed to Unlocked or Locked-Down using the appropriate software commands. An Unlocked block can be Locked by issuing the Lock command.

9.3 Unlocked state

Unlocked blocks (states (0,0,0), (1,0,0) (1,1,0)), can be programmed or erased. All unlocked blocks return to the Locked state after a hardware reset or when the device is powered-down. The status of an unlocked block can be changed to Locked or Locked-Down using the appropriate software commands. A locked block can be unlocked by issuing the Unlock command.



9.4 Lock-Down state

Blocks that are Locked-Down (state (0,1,x))are protected from program and erase operations (as for Locked blocks) but their protection status cannot be changed using software commands alone. A Locked or Unlocked block can be Locked-Down by issuing the Lock-Down command. Locked-Down blocks revert to the Locked state when the device is reset or powered-down.

The Lock-Down function is dependent on the Write Protect, WP, input pin.

When $\overline{WP}=0$ (V_{IL}), the blocks in the Lock-Down state (0,1,x) are protected from program, erase and protection status changes.

When $\overline{WP}=1$ (V_{IH}) the Lock-Down function is disabled (1,1,x) and Locked-Down blocks can be individually unlocked to the (1,1,0) state by issuing the software command, where they can be erased and programmed.

When the Lock-Down function is disabled (\overline{WP} =1) blocks can be locked (1,1,1) and unlocked (1,1,0) as desired. When \overline{WP} =0 blocks that were previously Locked-Down return to the Lock-Down state (0,1,x) regardless of any changes that were made while \overline{WP} =1.

Device reset or power-down resets all blocks, including those in Lock-Down, to the Locked state.

9.5 Locking operations during Erase Suspend

Changes to block lock status can be performed during an erase suspend by using the standard locking command sequences to unlock, lock or lock-down a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block locking during an erase operation, first write the Erase Suspend command, then check the Status Register until it indicates that the erase operation has been suspended. Next write the desired Lock command sequence to a block and the lock status will be changed. After completing any desired lock, read, or program operations, resume the erase operation with the Erase Resume command.

If a block is locked or locked-down during an erase suspend of the same block, the locking status bits will be changed immediately, but when the erase is resumed, the erase operation will complete. Locking operations cannot be performed during a program suspend.



	ection Status ⁽¹⁾ Q1, ADQ0)	Next Protection Status ⁽¹⁾ (WP, ADQ1, ADQ0)					
Current State Program/Erase Allowed		After Block Lock Command	After Block Unlock Command	After Block Lock-Down Command	After WP transition		
1,0,0	yes	1,0,1	1,0,0	1,1,1	0,0,0		
1,0,1 ⁽²⁾	no	1,0,1	1,0,0	1,1,1	0,0,1		
1,1,0	yes	1,1,1	1,1,0	1,1,1	0,1,1		
1,1,1	no	1,1,1	1,1,0	1,1,1	0,1,1		
0,0,0	yes	0,0,1	0,0,0	0,1,1	1,0,0		
0,0,1 ⁽²⁾	0,0,1 ⁽²⁾ no		0,0,0	0,1,1	1,0,1		
0,1,1	no	0,1,1	0,1,1	0,1,1	1,1,1 or 1,1,0 ⁽³⁾		

Table 18.Lock status

1. The lock status is defined by the write protect pin and by ADQ1 ('1' for a locked-down block) and ADQ0 ('1' for a locked block) as read in the Read Electronic Signature command with ADQ1 = V_{IH} and ADQ0 = V_{IL} .

2. All blocks are locked at power-up, so the default configuration is 001 or 101 according to $\overline{\text{WP}}$ status.

3. A $\overline{\text{WP}}$ transition to V_{IH} on a locked block will restore the previous ADQ0 value, giving a 111 or 110.



10 Program and Erase times and endurance cycles

The Program and Erase times and the number of Program/ Erase cycles per block are shown in *Table 19* Exact erase times may change depending on the memory array condition. The best case is when all the bits in the block are at '0' (pre-programmed). The worst case is when all the bits in the block are at '1' (not preprogrammed). Usually, the system overhead is negligible with respect to the erase time. In the M58LRxxxGU/L the maximum number of Program/Erase cycles depends on the V_{PP} voltage supply used.

	Paramete	er	Condition	Min	Тур	Typical after 100kW/E Cycles	Max	Unit
		Parameter Block	(16 KWord)		0.4	1	2.5	S
	Erase	Main Block (64	Preprogrammed		1	3	4	S
		KWord)	Not Preprogrammed		1.2		4	S
		Single Cell	Word Program		30		60	μs
		Single Cell	Buffer Program		30		60	μs
V _{PP} = V _{DD}	Program ⁽³⁾	Single Word	Word Program		90		180	μs
Ĩ	riogram	Single Word	Buffer Program		90		180	μs
VPF		Buffer (32 Words	s) (Buffer Program)		440		880	μs
		Main Block (64 I	KWord)		880			ms
	Suspend Latency	Program			20		25	μs
	Suspend Latency	Erase			20		25	μs
	Program/Erase	Main Blocks	100,000				cycles	
	Cycles (per Block)	Parameter Block	(S	100,000				cycles
	Erase	Parameter Block		0.4		2.5	S	
		Main Block (64 KWord)			1		4	S
			Word Program		85		170	μs
		Single Word	Buffer Enhanced Factory Program ⁽⁴⁾		10			μs
		Buffer (32	Buffer Program		340		680	μs
= V _{PPH}	Program ⁽³⁾	Words)	Buffer Enhanced Factory Program		320			μs
V _{PP} =	Flogram	Main Block (64	Buffer Program		640			ms
~		KWords)	Buffer Enhanced Factory Program		640			ms
			Buffer Program		10			S
		Bank (16 Mbits)	Buffer Enhanced Factory Program		10			s
	Program/Erase	Main Blocks					1000	cycles
	Cycles (per Block)	Parameter Block	(S				2500	cycles

 Table 19.
 Program/Erase times and endurance cycles^{(1) (2)}

1. T_A = –25 to 85°C; V_{DD} = 1.7V to 2V; V_{DDQ} = 1.7V to 2V.

2. Values are liable to change with the external system-level overhead (command sequence and Status Register polling execution).

3. Excludes the time needed to execute the command sequence.

4. This is an average value on the entire device.



11 Maximum rating

Stressing the device above the rating listed in the Absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Va	lue	Unit
Symbol	Falameter	Min	Мах	Unit
T _A	Ambient Operating Temperature	-25	85	°C
T _{BIAS}	Temperature Under Bias	-25	85	°C
T _{STG}	Storage Temperature	-65	125	°C
V _{IO}	Input or Output Voltage	-0.5	3.8	V
V _{DD}	Supply Voltage	-0.2	2.5	V
V _{DDQ}	Input/Output Supply Voltage	-0.2	2.5	V
V _{PP}	Program Voltage	-0.2	10	V
Ι _Ο	Output Short Circuit Current		100	mA
t _{VPPH}	Time for V _{PP} at V _{PPH}		100	hours

Table 20. Absolute maximum ratings





12 DC and AC parameters


This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 21: Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

	M58LR	128GU/L	M58LR	Units	
Parameter		85	1		
	Min	Max	Min	Max	
V _{DD} Supply Voltage	1.7	2.0	1.7	2.0	V
V _{DDQ} Supply Voltage	1.7	2.0	1.7	2.0	V
V _{PP} Supply Voltage (Factory environment)	8.5	9.5	8.5	9.5	V
V _{PP} Supply Voltage (Application environment)	-0.4	V _{DDQ} +0.4	-0.4	V _{DDQ} +0.4	V
Ambient Operating Temperature	-25	85	-25	85	°C
Load Capacitance (CL)		30		30	pF
Input Rise and Fall Times		5		5	ns
Input Pulse Voltages	0 to	V _{DDQ}	0 to V _{DDQ}		V
Input and Output Timing Ref. Voltages	V _C	_{DDQ} /2	VD	_{DQ} /2	V

 Table 21.
 Operating and AC measurement conditions

Figure 8. AC measurement I/O waveform

5








Table 22. Capacitance⁽¹⁾

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

1. Sampled only, not 100% tested.



Symbol	Parameter	Test Co	ondition	Тур	Max	Unit	
I _{LI}	Input Leakage Current	0V ≤V _{IN}	_I ≤V _{DDQ}		±1	μΑ	
I _{LO}	Output Leakage Current	0V ≤V _{OUT} ≤V _{DDQ}			±1	μΑ	
	Supply Current Asynchronous Read (f=5MHz)	$\overline{E} = V_{IL}, \overline{G} = V_{IH}$		13	15	mA	
I _{DD1}		4 W	/ord	18	20	mA	
	Supply Current Synchronous Read	8 W	/ord	20	22	mA	
	(f=66MHz)	16 V	Vord	25	27	mA	
		Conti	nuous	28	30	mA	
I _{DD2}	Supply Current (Reset)	$\overline{RP} = V_{SS} \pm 0.2V$	M58LR256GU/L	50	110		
'DD2	Supply Current (Reset)	$KF = V_{SS} \pm 0.2V$	M58LR128GU/L	25	70	μA	
1	Supply Current (Standby)	$\overline{E} = V_{DD} \pm 0.2V$	M58LR256GU/L	50	110		
I _{DD3}	Supply Current (Standby)	K=V _{SS}	M58LR128GU/L	25	70	μA	
1	Supply Current (Automatic	$\overline{E} = V_{IL}, \overline{G} = V_{IH}$	M58LR256GU/L	50	110		
I _{DD4}	Standby)	$E = V_{IL}, G = V_{IH}$	M58LR128GU/L	25	70	μA	
I _{DD5} ⁽¹⁾	Supply Current (Program)	V _{PP} =	V _{PPH}	8	20	mA	
		V _{PP} =	10	25	mA		
DD5	Supply Current (Erase)	V _{PP} =	V _{PPH}	8	20	mA	
		V _{PP} =	V_{DD} 10 25 $= V_{PPH}$ 8 20 $= V_{DD}$ 10 25 se in one Bank, 10 25	mA			
I _{DD6} ^{(1),}	Supply Current (Dual	Program/Erase in one Bank, Asynchronous Read in another Bank		23	40	mA	
(2)	Operations)	Synchronous Re	e in one Bank, ead (Continuous another Bank	38	55	mA	
ı (1)	Supply Current Program/	$\overline{E} = V_{DD} \pm 0.2V$	M58LR256GU/L	50	110		
I _{DD7} ⁽¹⁾	Erase Suspended (Standby)	K=V _{SS}	M58LR128GU/L	25	70	μA	
	V _{PP} Supply Current	V _{PP} =	V _{PPH}	2	5	mA	
I _{PP1} ⁽¹⁾	(Program)	V _{PP} =	0.2	5	μΑ		
'PP1`´	V _{PP} Supply Current (Erase)	V _{PP} =	V _{PPH}	2	5	mA	
		V _{PP} =	0.2	5	μΑ		
I _{PP2}	V _{PP} Supply Current (Read)	V _{PP}	≤V _{DD}	0.2	5	μΑ	
I _{PP3} ⁽¹⁾	V _{PP} Supply Current (Standby)	V _{PP}	⊴V _{DD}	0.2	5	μA	

Table 23. DC characteristics - currents

1. Sampled only, not 100% tested.

2. V_{DD} Dual Operation current is the sum of read and program or erase currents.



Symbol	Parameter	Test Condition	Min	Тур	Мах	Unit					
V _{IL}	Input Low Voltage		0		0.4	V					
V _{IH}	Input High Voltage		V _{DDQ} –0.4		V _{DDQ} + 0.4	V					
V _{OL}	Output Low Voltage	I _{OL} = 100μA			0.1	V					
V _{OH}	Output High Voltage	I _{OH} = −100μA	V _{DDQ} -0.1			V					
V _{PP1}	V _{PP} Program Voltage-Logic	Program, Erase	1.3	1.8	3.3	V					
V _{PPH}	V _{PP} Program Voltage Factory	Program, Erase	8.5	9.0	9.5	V					
V _{PPLK}	Program or Erase Lockout				0.4	V					
V _{LKO}	V _{DD} Lock Voltage				1	V					
V _{RPH}	RP pin Extended High Voltage				3.3	V					

 Table 24.
 DC characteristics - voltages






Figure 10. Asynchronous Random Access Read AC waveforms

61/114

					M58LR128GU/L	M58LR256GU/L	
	Symbol	Alt	Parameter		85	90	Unit
	t _{AVAV}	t _{RC}	Address Valid to Next Address Valid	Min	85	90	ns
	t _{AVQV}	t _{ACC}	Address Valid to Output Valid (Random)	Max	85	90	ns
	t _{ELTV}		Chip Enable Low to Wait Valid	Max	11	11	ns
	t _{ELQV} ⁽¹⁾	t _{CE}	Chip Enable Low to Output Valid	Max	85	90	ns
S	t _{EHTZ}		Chip Enable High to Wait Hi-Z	Max	14	14	ns
Read Timings	t _{EHQX} ⁽²⁾	t _{OH}	Chip Enable High to Output Transition	Min	0	0	ns
kead	t _{EHQZ} ⁽²⁾	t _{HZ}	Chip Enable High to Output Hi-Z	Max	14	14	ns
Ľ.	$t_{GLQV}^{(2)}$	t _{OE}	Output Enable Low to Output Valid	Max	25	25	ns
	t _{GLQX} ⁽²⁾	t _{OLZ}	Output Enable Low to Output Transition	Min	0	0	ns
	t _{GHQX} ⁽²⁾	t _{OH}	Output Enable High to Output Transition	Min	0	0	ns
	t _{GHQZ} ⁽²⁾	t _{DF}	Output Enable High to Output Hi-Z	Max	14	14	ns
	t _{AVLH}	t _{AVADVH}	Address Valid to Latch Enable High	Min	7	7	ns
	t _{ELLH}	t _{ELADVH}	Chip Enable Low to Latch Enable High	Min	10	10	ns
Latch Timings	t _{LHAX}	t _{ADVHAX}	Latch Enable High to Address Transition	Min	7	7	ns
ch T	t _{LLLH}	t _{ADVLADVH}	Latch Enable Pulse Width	Min	7	7	ns
Lat	t _{LLQV}	t _{ADVLQV}	Latch Enable Low to Output Valid (Random)	Max	85	90	ns
	t _{LHGL}	t _{ADVHGL}	Latch Enable High to Output Enable Low	Min	7	7	ns

Table 25. Asynchronous Read AC characteristics

1. \overline{G} may be delayed by up to t_{ELQV} - t_{GLQV} after the falling edge of \overline{E} without increasing t_{ELQV} .

2. Sampled only, not 100% tested.







Figure 11. Synchronous Burst Read AC waveforms

63/114



57

Figure 12. Single Synchronous Read AC waveforms





Figure 13. Synchronous Burst Read Suspend AC waveforms








Table 26. Synchronous Read AC characteristics

Sy	ymbol	Alt	Parameter		M58LR128GU/L, M58LR256GU/L	Unit
	t _{AVKH}	t _{AVCLKH}	Address Valid to Clock High	Min	5	ns
	t _{ELKH}	t _{ELCLKH}	Chip Enable Low to Clock High	Min	6	ns
	t _{ELTV}		Chip Enable Low to Wait Valid	Max	11	ns
Read Timings	t _{EHEL}		Chip Enable Pulse Width (subsequent synchronous reads)	Min	14	ns
d Tir	t _{EHTZ}		Chip Enable High to Wait Hi-Z	Max	14	ns
Rea	t _{GHTV}		Output Enable High to Wait Valid	Min	11	ns
	t _{GLTV}		Output Enable Low to Wait Valid	Max	11	ns
hron	t _{KHAX}	t _{CLKHAX}	Clock High to Address Transition	Min	7	ns
Synchronous	t _{KHQV} t _{KHTV}	t _{CLKHQV}	Clock High to Output Valid Clock High to WAIT Valid	Max	11	ns
	t _{KHQX} t _{KHTX}	t _{CLKHQX}	Clock High to Output Transition Clock High to WAIT Transition	Min	3	ns
	t _{LLKH}	t _{ADVLCLKH}	Latch Enable Low to Clock High	Min	5	ns
suc	t _{KHKH}	t _{CLK}	Clock Period (f=66MHz)	Min	15	ns
ecificatic	t _{KHKL} t _{KLKH}		Clock High to Clock Low Clock Low to Clock High	Min	3.5	ns
Clock Specifications	t _f t _r		Clock Fall or Rise Time	Max	3	ns

57

1. Sampled only, not 100% tested.

2. For other timings please refer to Table 25: Asynchronous Read AC characteristics




Figure 15. Write AC waveforms, Write Enable controlled

57

67/114

_		• •			M58LR128GU/L	M58LR256GU/L	11
S	ymbol	Alt Parameter			85	90	Unit
	t _{AVAV}	t _{WC}	Address Valid to Next Address Valid	Min	85	90	ns
	t _{AVLH}		Address Valid to Latch Enable High	Min	9	9	ns
	t _{DVWH}	t _{DS}	Data Valid to Write Enable High	Min	40	40	ns
	t _{ELLH}		Chip Enable Low to Latch Enable High	Min	10	10	ns
S	t _{ELWL}	t _{CS}	Chip Enable Low to Write Enable Low	Min	0	0	ns
minç	t _{ELQV}		Chip Enable Low to Output Valid	Min	85	90	ns
ăd Ti	t _{GHLL}		Output Enable High to Latch Enable Low	Min	20	20	ns
trolle	t _{LHAX}		Latch Enable High to Address Transition	Min	9	9	ns
Con	t _{LHGL}		Latch Enable High to Output Enable Low	Min	9	9	ns
able	t _{LLLH}		Latch Enable Pulse Width	Min	9	9	ns
Write Enable Controlled Timings	t _{WHDX}	t _{DH}	Write Enable High to Input Transition	Min	0	0	ns
Vrite	t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	Min	0	0	ns
~	t _{WHEL} ⁽²⁾		Write Enable High to Chip Enable Low	Min	25	25	ns
	t _{WHLL}		Write Enable High to Latch Enable Low	Min	0	0	ns
	t _{WHWL}	t _{WP} H	Write Enable High to Write Enable Low	Min	25	25	ns
	t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High	Min	50	50	ns
	t _{QVVPL}		Output (Status Register) Valid to V_{PP} Low	Min	0	0	ns
Protection Timings	t _{QVWPL}		Output (Status Register) Valid to Write Protect Low	Min	0	0	ns
n Ti	t _{VPHWH}	t _{VPS}	V _{PP} High to Write Enable High	Min	200	200	ns
ectic	t _{WHVPL}		Write Enable High to V _{PP} Low	Min	200	200	ns
Prot	t _{WHWPL}		Write Enable High to Write Protect Low	Min	200	200	ns
	t _{WPHWH}		Write Protect High to Write Enable High	Min	200	200	ns

 Table 27.
 Write AC characteristics, Write Enable controlled

 t_{WHEL} has the values shown when reading in the targeted bank or when reading following a Set Configuration Register command.System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register have been issued, t_{WHEL} is 0ns.

2. Sampled only, not 100% tested.






Figure 16. Write AC waveforms, Chip Enable controlled



		Alt	Devenueter		M58LR128GU/L	M58LR256GU/L	11
3	Symbol	Alt	Parameter		85	90	Unit
	t _{AVAV}	t _{WC}	Address Valid to Next Address Valid	Min	85	90	ns
	t _{AVLH}		Address Valid to Latch Enable High	Min	9	9	ns
	t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	Min	40	40	ns
	t _{EHDX}	t _{DH}	Chip Enable High to Input Transition	Min	0	0	ns
sĝ	t _{EHEL}	t _{WPH}	Chip Enable High to Chip Enable Low	Min	25	25	ns
Chip Enable Controlled Timings	t _{EHLL}		Chip Enable High to Latch Enable Low	Min	0	0	ns
led T	t _{EHWH}	t _{CH}	Chip Enable High to Write Enable High	Min	0	0	ns
ltrol	t _{ELEH}	t _{WP}	Chip Enable Low to Chip Enable High	Min	50	50	ns
CO	t _{ELLH}		Chip Enable Low to Latch Enable High	Min	10	10	ns
able	t _{ELQV}		Chip Enable Low to Output Valid	Min	85	90	ns
рĒ	t _{GHLL}		Output Enable High to Latch Enable Low	Min	20	20	ns
Chi	t _{LHAX}		Latch Enable High to Address Transition	Min	9	9	ns
	t _{LHGL}		Latch Enable High to Output Enable Low	Min	9	9	ns
	t _{LLLH}		Latch Enable Pulse Width	Min	9	9	ns
	t _{WHEL} ⁽²⁾		Write Enable High to Chip Enable Low	Min	25	25	ns
	t _{WLEL}	t _{CS}	Write Enable Low to Chip Enable Low	Min	0	0	ns
	t _{EHVPL}		Chip Enable High to V _{PP} Low	Min	200	200	ns
SC	t _{EHWPL}		Chip Enable High to Write Protect Low	Min	200	200	ns
Protection Timings	t _{QVVPL}		Output (Status Register) Valid to V _{PP} Low	Min	0	0	ns
	t _{QVWPL}		Output (Status Register) Valid to Write Protect Low	Min	0	0	ns
Pr	t _{VPHEH}	t _{VPS}	V _{PP} High to Chip Enable High	Min	200	200	ns
	t _{WPHEH}		Write Protect High to Chip Enable High	Min	200	200	ns

 Table 28.
 Write AC characteristics, Chip Enable controlled

1. Sampled only, not 100% tested.

t_{WHEL} has the values shown when reading in the targeted bank or when reading following a Set Configuration Register command.System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register have been issued, t_{WHEL} is 0ns.








Table 29. Reset and Power-up AC characteristics

Symbol	Parameter	Test Condition		M58LR128GU/L	M58LR256GU/L	Unit
Cymbol	i didileter			85	90	Onic
t _{PLWL}	Reset Low to	During Program	Min	25	25	μs
t _{PLEL}	Write Enable Low,	During Erase	Min	25	25	μs
t _{PLGL} t _{PLLL}	Chip Enable Low, Output Enable Low, Latch Enable Low	Other Conditions	Min	85	90	ns
^t PHWL ^t PHEL ^t PHGL ^t PHLL	Reset High to Write Enable Low Chip Enable Low Output Enable Low Latch Enable Low		Min	30	30	ns
t _{PLPH} ^{(1),(2)}	RP Pulse Width		Min	50	50	ns
t _{VDHPH} ⁽³⁾	Supply Voltages High to Reset High		Min	100	100	μs

1. The device Reset is possible but not guaranteed if t_{PLPH} < 50ns.

2. Sampled only, not 100% tested.

3. It is important to assert RP in order to allow proper CPU initialization during Power-Up or Reset.




13 Package mechanical

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 18. VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch, bottom view package outline



57

1. Drawing is not to scale.

0	millimeters			inches		
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.000			0.0394
A1		0.150			0.0059	
A2	0.660			0.0260		
b	0.300	0.250	0.350	0.0118	0.0098	0.0138
D	8.000	7.900	8.100	0.3150	0.3110	0.3189
D1	4.500			0.1772		
D2	6.500			0.2559		
ddd			0.080			0.0031
E	10.000	9.900	10.100	0.3937	0.3898	0.3976
E1	1.500			0.0591		
E2	3.500			0.1378		
е	0.500	_	-	0.0197	-	-
FD	1.750			0.0689		
FD1	0.750			0.0295		
FE	4.250			0.1673		
FE1	3.250			0.1280		
SD	0.250			0.0098		
SE	0.250			0.0098		

Table 30.VFBGA44 8 × 10mm - 10 × 4 ball array, 0.50mm pitch,
package mechanical data







Figure 19. VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch, bottom view package outline

1. Drawing is not to scale.



Cumhal		millimeters			inches	
Symbol -	Тур	Min	Мах	Тур	Min	Max
А			1.00			0.039
A1		0.15			0.006	
A2	0.66			0.026		
b	0.32	0.27	0.37	0.013	0.011	0.015
D	7.70	7.60	7.80	0.303	0.299	0.307
D1	4.50			0.177		
D2	6.50			0.256		
ddd			0.08			0.003
E	9.00	8.90	9.10	0.354	0.350	0.358
E1	1.50			0.059		
E2	3.50			0.138		
е	0.50	_	_	0.020	-	_
FD	1.60			0.063		
FD1	0.60			0.024		
FE	3.75			0.148		
FE1	2.75			0.108		
SD	0.25	_	_	0.010	-	-
SE	0.25	-	_	0.010	-	-

Table 31.VFBGA44 7.7 × 9mm - 10 × 4 ball array, 0.50mm pitch,
package mechanical data



57

Figure 20. VFBGA44 daisy chain - package connections (top view through package)




Figure 21. VFBGA44 daisy chain - PCB connection proposal (top view through package)



14 Part numbering

Table 32. Ordering information scheme

Example:	M58LR256GU	90 ZC 5 E
Device Ture		
Device Type		
M58		
Architecture		
L = Multi-Level, Multiple Bank, Burst Mode		
Operating Voltage		
$R = V_{DD} = 1.7V$ to 2.0V, $V_{DDQ} = 1.7V$ to 2.0V		
Density		
128 = 128 Mbit (x16)		
256 = 256 Mbit (x16)		
Technology		
G = 0.13µm technology Multi-Level Design		
Parameter Location		
U = Top Boot, Mux I/O		
L = Bottom Boot, Mux I/O		
Speed		
85 = 85ns (M58LR128GU/L)		
90 = 90ns (M58LR256GU/L)		
Package		
ZC = VFBGA44, 8 x 10mm, 0.50mm pitch (M58L	R256GU/L only)	
ZB = VFBGA44, 7.7 x 9mm, 0.50mm pitch (M58L	R128GU/L only)	
Temperature Range		
5 = -25 to 85°C		

Packing Option

E = ECOPACK® Package, Standard Packing

U = ECOPACK® Package, Tape & Reel Packing, 16mm

Devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc.), for daisy chain ordering information, or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

Appendix A Block address tables

The following set of equations can be used to calculate a complete set of block addresses for the M58LRxxxGU/L using the information contained in Tables 33 to 44.

To calculate the Block Base Address from the Block Number:

First it is necessary to calculate the Bank Number and the Block Number Offset. This can be achieved using the following formulas:

Bank_Number = (Block_Number -3) / Num_Blocks_In_a_Main_Bank

Block_Number_Offset = Block_Number -3 -(Bank_Number x Num_Blocks_In_a_Main_Bank),

where Num_Blocks_In_a_Main_Bank is equal to 8 for the M58LR256GU/L and to 16 for the M58LR128GU/L.

If Bank_Number = 0, the Block Base Address can be directly read from Tables 33 and 36 for the M58LR256GU/L or Tables 39 and 42 for the M58LR128GU/L (Parameter Bank Block Addresses) in the Address Range column, in the row that corresponds to the given block number.

Otherwise:

Block_Base_Address = Bank_Base_Address + Block_Base_Address_Offset

To calculate the Bank Number and the Block Number from the Block Base Address:

If the address is in the range of the Parameter Bank, the Bank Number is 0 and the Block Number can be directly read from Tables 33 and 36 for the M58LR256GU/L or Tables 39 and 42 for the M58LR128GU/L (Parameter Bank Block Addresses), in the Block Number column, in the row that corresponds to the address given. Otherwise, the Block Number can be calculated using the formulas below:

For the top configuration (M58LRxxxGU):

Block_Number = $((NOT address) / 2^{16}) + 3$

For the bottom configuration (M58LRxxxGL):

 $Block_Number = (address / 2^{16}) + 3$

For both configurations the Bank Number and the Block Number Offset can be calculated using the following formulas:

Bank_Number = (Block_Number -3) / Num_Blocks_In_a_Main_Bank Block_Number_Offset = Block_Number -3 -(Bank_Number x Num_Blocks_In_a_Main_Bank)

where Num_Blocks_In_a_Main_Bank is equal to 8 for the M58LR256GU/L and to 16 for the M58LR128GU/L.



Block Number	Size (KWords)	Address Range
0	16	FFC000-FFFFFF
1	16	FF8000-FFBFFF
2	16	FF4000-FF7FFF
3	16	FF0000-FF3FFF
4	64	FE0000-FEFFFF
5	64	FD0000-FDFFFF
6	64	FC0000-FCFFFF
7	64	FB0000-FBFFFF
8	64	FA0000-FAFFFF
9	64	F90000-F9FFFF
10	64	F80000-F8FFFF
11	64	F70000-F7FFFF
12	64	F60000-F6FFFF
13	64	F50000-F5FFFF
14	64	F40000-F4FFFF
15	64	F30000-F3FFFF
16	64	F20000-F2FFFF
17	64	F10000-F1FFFF
18	64	F00000-F0FFFF

 Table 33.
 M58LR256GU - Parameter Bank block addresses



Bank Number ⁽¹⁾	Block Numbers	Bank Base Address
1	19-34	E00000
2	35-50	D00000
3	51-66	C00000
4	67-82	B00000
5	83-98	A00000
6	99-114	900000
7	115-130	800000
8	131-146	700000
9	147-162	600000
10	163-178	500000
11	179-194	400000
12	195-210	300000
13	211-226	200000
14	227-242	100000
15	243-258	000000

Table 34. M58LR256GU - Main Bank base addresses

1. There are two Bank Regions: Bank Region 1 contains all the banks that are made up of main blocks only; Bank Region 2 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

Table 35. M58LR256GU - Block addresses in Main Banks

Block Number Offset	Block Base Address Offset
0	0F0000
1	0E0000
2	0D0000
3	0C0000
4	0B0000
5	0A0000
6	090000
7	080000
8	070000
9	060000
10	050000
11	040000
12	030000
13	020000
14	010000
15	000000



Block Number	Size (KWords)	Address Range
18	64	0F0000-0FFFFF
17	64	0E0000-0EFFFF
16	64	0D0000-0DFFFF
15	64	0C0000-0CFFFF
14	64	0B0000-0BFFFF
13	64	0A0000-0AFFFF
12	64	090000-09FFFF
11	64	080000-08FFFF
10	64	070000-07FFFF
9	64	060000-06FFFF
8	64	050000-05FFFF
7	64	040000-04FFFF
6	64	030000-03FFFF
5	64	020000-02FFFF
4	64	010000-01FFFF
3	16	00C000-00FFFF
2	16	008000-00BFFF
1	16	004000-007FFF
0	16	000000-003FFF

 Table 36.
 M58LR256GL - Parameter Bank block addresses



Bank Number ⁽¹⁾	Block Numbers	Bank Base Address
15	243-258	F00000
14	227-242	E00000
13	211-226	D00000
12	195-210	C00000
11	179-194	B00000
10	163-178	A00000
9	147-162	900000
8	131-146	800000
7	115-130	700000
6	99-114	600000
5	83-98	500000
4	67-82	400000
3	51-66	300000
2	35-50	200000
1	19-34	100000

Table 37. M58LR256GL - Main Bank base addresses

1. There are two Bank Regions: Bank Region 2 contains all the banks that are made up of main blocks only; Bank Region 1 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

Table 38. M58LR256GL - Block addresses in Main Banks

Block Number Offset	Block Base Address Offset
15	0F0000
14	0E0000
13	0D0000
12	0C0000
11	0B0000
10	0A0000
9	090000
8	080000
7	070000
6	060000
5	050000
4	040000
3	030000
2	020000
1	010000
0	000000



able 39. MOOLK 12000 - Farameter Bank block addresses			
Block Number	Size (KWords)	Address Range	
0	16	7FC000-7FFFFF	
1	16	7F8000-7FBFFF	
2	16	7F4000-7F7FFF	
3	16	7F0000-7F3FFF	
4	64	7E0000-7EFFFF	
5	64	7D0000-7DFFFF	
6	64	7C0000-7CFFFF	
7	64	7B0000-7BFFFF	
8	64	7A0000-7AFFFF	
9	64	790000-79FFFF	
10	64	780000-78FFFF	

 Table 39.
 M58LR128GU - Parameter Bank block addresses

Table 40. M58LR128GU - Main Bank base addresses

Bank Number ⁽¹⁾	Block Numbers	Bank Base Address
1	11-18	700000
2	19-26	680000
3	27-34	600000
4	35-42	580000
5	43-50	500000
6	51-58	480000
7	59-66	400000
8	67-74	380000
9	75-82	300000
10	83-90	280000
11	91-98	200000
12	99-106	180000
13	107-114	100000
14	115-122	080000
15	123-130	000000

 There are two Bank Regions: Bank Region 1 contains all the banks that are made up of main blocks only; Bank Region 2 contains the banks that are made up of the parameter and main blocks (Parameter Bank).



Block Number Offset	Block Base Address Offset
0	070000
1	060000
2	050000
3	040000
4	030000
5	020000
6	010000
7	000000

 Table 41.
 M58LR128GU - Block addresses in Main Banks

Table 42. M58LR128GL - Parameter Bank block addresses

Block Number	Size (KWords)	Address Range
10	64	070000-07FFFF
9	64	060000-06FFFF
8	64	050000-05FFFF
7	64	040000-04FFFF
6	64	030000-03FFFF
5	64	020000-02FFFF
4	64	010000-01FFFF
3	16	00C000-00FFFF
2	16	008000-00BFFF
1	16	004000-007FFF
0	16	000000-003FFF



Bank Number ⁽¹⁾	Block Numbers	Bank Base Address
15	123-130	780000
14	115-122	700000
13	107-114	680000
12	99-106	600000
11	91-98	580000
10	83-90	500000
9	75-82	480000
8	67-74	400000
7	59-66	380000
6	51-58	300000
5	43-50	280000
4	35-42	200000
3	27-34	180000
2	19-26	100000
1	11-18	080000

 Table 43.
 M58LR128GL - Main Bank base addresses

1. There are two Bank Regions: Bank Region 2 contains all the banks that are made up of main blocks only; Bank Region 1 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

Table 44. M58LR128GL - Block addresses in Main Banks

Block Number Offset	Block Base Address Offset
7	070000
6	060000
5	050000
4	040000
3	030000
2	020000
1	010000
0	000000



Appendix B Common Flash Interface

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the Read CFI Query Command is issued the device enters CFI Query mode and the data structure is read from the memory. Tables *45*, *46*, *47*, *48*, *49*, *50*, *51*, *52*, *53* and *54* show the addresses used to retrieve the data. The Query data is always presented on the lowest order data outputs (ADQ0-ADQ7), the other outputs (ADQ8-ADQ15) are set to 0.

The CFI data structure also contains a security area where a 64 bit unique security number is written (see <Blue>Figure 5., Protection Register memory map). This area can be accessed only in Read mode by the final user. It is impossible to change the security number after it has been written by ST. Issue a Read Array command to return to Read mode.

Offset	Sub-section Name	Description
000h	Reserved	Reserved for algorithm-specific information
010h	CFI Query Identification String	Command set ID and algorithm data offset
01Bh	System Interface Information	Device timing & voltage information
027h	Device Geometry Definition	Flash device layout
Р	Primary Algorithm-specific Extended Query table	Additional information specific to the Primary Algorithm (optional)
A	Alternate Algorithm-specific Extended Query table	Additional information specific to the Alternate Algorithm (optional)
080h	Security Code Area	Lock Protection Register Unique device Number and User Programmable OTP

Table 45. Query structure overview⁽¹⁾

1. The Flash memory display the CFI data structure when CFI Query command is issued. In this table are listed the main sub-sections detailed in Tables *46*, *47*, *48* and *49*. Query data is always presented on the lowest order data outputs.



Offset	Sub-section Name	Description		Value
000h	0020h	Manufacturer Code		ST
	882Ch		M58LR256GU	Тор
001h	882Eh	Device Code	M58LR128GU	Тор
00111	882Dh	Device Code	M58LR256GL	Bottom
	882Fh		M58LR128GL	Bottom
002h	reserved	Reserved		
003h	DRC	Die Revision Code		
004h- 00Fh	reserved	Reserved		
010h	0051h			"Q"
011h	0052h	Query Unique ASCII String "QR	"R"	
012h	0059h		"Y"	
013h	0001h	Primary Algorithm Command Set and Control		
014h	0000h	Interface ID code 16 bit ID code algorithm		
015h	offset = P = 000Ah	Address for Primary Algorithm ex	ktended Query table	p = 10Ah
016h	0001h	(see Table 49)	ρ = 10ΑΠ	
017h	0000h	Alternate Vendor Command Set and Control		
018h	0000h	Interface ID Code second vendo algorithm supported	NA	
019h	value = A = 0000h	Address for Alternate Algorithm extended Query		NA
01Ah	0000h	table		INA

 Table 46.
 CFI query identification string





Offset	Data	Description	Value
01Bh	0017h	V _{DD} Logic Supply Minimum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	1.7V
01Ch	0020h	V _{DD} Logic Supply Maximum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	2V
01Dh	0085h	V _{PP} [Programming] Supply Minimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	8.5V
01Eh	0095h	V _{PP} [Programming] Supply Maximum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	9.5V
01Fh	0008h	Typical time-out per single byte/word program = 2 ⁿ µs	
020h	0009h	Typical time-out for Buffer Program = 2 ⁿ µs	
021h	000Ah	Typical time-out per individual block erase = 2 ⁿ ms	1s
022h	0000h	Typical time-out for full chip erase = 2 ⁿ ms	NA
023h	0001h	Maximum time-out for word program = 2 ⁿ times typical	512µs
024h	4h 0001h Maximum time-out for Buffer Program = 2 ⁿ times typical		1024µs
025h	0002h	D2h Maximum time-out per individual block erase = 2 ⁿ times typical	
026h	26h 0000h Maximum time-out for chip erase = 2 ⁿ times typical		NA

 Table 47.
 CFI query system interface information



0	offset	Data	Description	Value
	007h	0019h	M58LR256GU/L Device Size = 2 ⁿ in number of bytes	32 MBytes
027h		0018h	M58LR128GU/L Device Size = 2 ⁿ in number of bytes	16 MBytes
	028h 029h	0001h 0000h	Flash Device Interface Code description	x16 Async.
	02Ah 02Bh	0006h 0000h	Maximum number of bytes in multi-byte program or page = 2 ⁿ	64 Bytes
C)2Ch	0002h	Number of identical sized erase block regions within the device bit 7 to $0 = x =$ number of Erase Block Regions	2
	02Dh	00FEh 0000h	M58LR256GU/L Erase Block Region 1 Information Number of identical-size erase blocks = 00FEh+1	255
	02Eh	007Eh 0000h	M58LR128GU/L Erase Block Region 1 Information Number of identical-size erase blocks = 007Eh+1	127
VICES	02Fh0000hErase Block Region 1 Information030h0002hBlock size in Region 1 = 0200h * 256 Byte031h0003hErase Block Region 2 Information032h0000hNumber of identical-size erase blocks = 0003h+1		128 KByte	
TOP DEVICES			-	4
	033h 034h	0080h 0000h	Erase Block Region 2 Information Block size in Region 2 = 0080h * 256 Byte	32 KByte
-	035h 038h	Reserved	Reserved for future erase block region information	NA
	02Dh 02Eh	0003h 0000h	Erase Block Region 1 Information Number of identical-size erase block = 0003h+1	4
S	02Fh 030h	0080h 0000h	Erase Block Region 1 Information Block size in Region 1 = 0080h * 256 bytes	32 KBytes
OM DEVICES	031h 032h	00FEh 0000h	M58LR256GU/L Erase Block Region 2 Information Number of identical-size erase block = 00FEh+1	255
· · ·		007Eh 0000h	M58LR128GU/L Erase Block Region 2 Information Number of identical-size erase block = 007Eh+1	127
BOTI	033h 034h	0000h 0002h	Erase Block Region 2 Information Block size in Region 2 = 0200h * 256 bytes	128 KBytes
	035h 038h	Reserved	Reserved for future erase block region information	NA

 Table 48.
 Device geometry definition



Offset	Data	Description	Value
(P)h = 10Ah	0050h		"P"
	0052h	Primary Algorithm extended Query table unique ASCII string	"R"
	0049h	"PRI"	" "
(P+3)h =10Dh	0031h	Major version number, ASCII	
(P+4)h = 10Eh	0033h	Minor version number, ASCII	"3"
(P+5)h = 10Fh	00E6h	Extended Query table contents for Primary Algorithm. Address	
	0003h	(P+5)h contains less significant byte.	
(P+7)h = 111h (P+8)h = 112h	0000h	 bit 0 Chip Erase supported(1 = Yes, 0 = No) bit 1 Erase Suspend supported(1 = Yes, 0 = No) bit 2 Program Suspend supported(1 = Yes, 0 = No) bit 3 Legacy Lock/Unlock supported(1 = Yes, 0 = No) bit 4 Queued Erase supported(1 = Yes, 0 = No) bit 5 Instant individual block locking supported(1 = Yes, 0 = No) bit 6 Protection bits supported(1 = Yes, 0 = No) bit 7 Page mode read supported(1 = Yes, 0 = No) bit 8 Synchronous read supported(1 = Yes, 0 = No) bit 9 Simultaneous operation supported(1 = Yes, 0 = No) bit 10 to 31 Reserved; undefined bits are '0'. If bit 31 is '1' then another 31 bit field of optional features follows at the end of the bit-30 field. 	No Yes No No Yes Yes Yes Yes
(P+9)h = 113h	0001h	Supported Functions after Suspend Read Array, Read Status Register and CFI Query bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved; undefined bits are '0'	Yes
(P+A)h = 114h	0003h	Block Protect Status Defines which bits in the Block Status Register section of the Query are implemented. bit 0 Block protect Status Register Lock/Unlock	
(P+B)h = 115h	0000h	bit active (1 = Yes, 0 = No) bit 1 Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2 Reserved for future use; undefined bits are '0'	Yes Yes
(P+C)h = 116h	0018h	V _{DD} Logic Supply Optimum Program/Erase voltage (highest performance) bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	
(P+D)h = 117h	0090h	V _{PP} Supply Optimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	

Table 49. Primary algorithm-specific extended query table



Offset	Data	Description	Value
(P+E)h = 118h	0002h	Number of protection register fields in JEDEC ID space. 0000h indicates that 256 fields are available.	2
(P+F)h = 119h	0080h	Protection Field 1: Protection Description	80h
(P+10)h = 11Ah	0000h	Bits 0-7 Lower byte of protection register address	00h
(P+ 11)h = 11Bh	0003h	Bits 8-15 Upper byte of protection register address Bits 16-23 2 ⁿ bytes in factory pre-programmed region	8 Bytes
(P+12)h = 11Ch	0003h	Bits 24-31 2 ⁿ bytes in user programmable region	8 Bytes
(P+13)h = 11Dh	0089h		89h
(P+14)h = 11Eh	0000h	Protection Register 2: Protection Description Bits 0-31 protection register address Bits 32-39 n number of factory programmed regions (lower	00h
(P+15)h = 11Fh	0000h		00h
(P+16)h = 120h	0000h	byte) Bits 40,47 p number of factory programmed regions (upper	00h
(P+17)h = 121h	0000h	Bits 40-47 n number of factory programmed regions (upper byte)	0
(P+18)h = 122h	0000h	Bits 48-55 2 ⁿ bytes in factory programmable region	0
(P+19)h = 123h	0000h	Bits 56-63 n number of user programmable regions (lower byte) Bits 64-71 n number of user programmable regions (upper byte)	0
(P+1A)h = 124h	0010h		16
(P+1B)h = 125h	0000h		0
(P+1C)h = 126h	0004h	Bits 72-79 2 ⁿ bytes in user programmable region	

 Table 50.
 Protection Register information

Table 51.Burst Read information

Offset	Data	Description	Value
(P+1D)h = 127h	0004h	Page-mode read capability bits 0-7 n' such that 2 ⁿ HEX value represents the number of read-page bytes. See offset 0028h for device word width to determine page-mode data output width.	
(P+1E)h = 128h	0004h	Number of synchronous mode read configuration fields that follow.	4
(P+1F)h = 129h	0001h	Synchronous mode read capability configuration 1 bit 3-7 Reserved bit 0-2 n' such that 2 ⁿ⁺¹ HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum word width. A value of 07h indicates that the device is capable of continuous linear bursts that will output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be written directly to the read configuration register bit 0-2 if the device is configured for its maximum word width. See offset 0028h for word width to determine the burst data output width.	4
(P+20)h = 12Ah	0002h	Synchronous mode read capability configuration 2	
(P-21)h = 12Bh	0003h	Synchronous mode read capability configuration 3	16
(P+22)h = 12Ch	0007h	Synchronous mode read capability configuration 4	Cont.



				mation
Flash memory (top)		Flash memory (b	oottom)	Description
Offset	Data	Offset	Data	Description
(P+23)h = 12Dh	02h	(P+23)h = 12Dh	02h	Number of Bank Regions ⁽²⁾ within the device

Table 52. Bank and Erase block region information⁽¹⁾

1. The variable P is a pointer which is defined at CFI offset 015h.

2. Bank Regions. There are two Bank Regions, see Tables 33 to 38 for the M58LR256GU/L and Tables 39 to 44 for the M58LR128GU/L.

Flash memory (top)		Flash memory (bottom)		Description
Offset	Data	Offset	Data	
(P+24)h = 12Eh	0Fh	(P+24)h = 12Eh	01h	Number of identical banks within Bank Region 1
(P+25)h = 12Fh	00h	(P+25)h = 12Fh	00h	
(P+26)h = 130h	11h	(P+26)h = 130h	11h	Number of program or erase operations allowed in Bank Region 1: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+27)h = 131h	00h	(P+27)h = 131h	00h	Number of program or erase operations allowed in other banks while a bank in same region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+28)h = 132h	00h	(P+28)h = 132h	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+29)h = 133h	01h	(P+29)h = 133h	02h	Types of erase block regions in Bank Region 1 n = number of erase block regions with contiguous same-size erase blocks. Symmetrically blocked banks have one blocking region ⁽³⁾
(P+2A)h = 134h	0Fh ⁽⁴⁾ 07h ⁽⁵⁾	(P+2A)h = 134h	03h	Bank Region 1 Erase Block Type 1 Information Bits 0-15: n+1 = number of identical-sized erase
(P+2B)h = 135h	00h	(P+2B)h = 135h	00h	blocks
(P+2C)h = 136h	00h	(P+2C)h = 136h	80h	Bits 16-31: nx256 = number of bytes in erase block region
(P+2D)h = 137h	02h	(P+2D)h = 137h	00h	, , , , , , , , , , , , , , , , , , ,

 Table 53.
 Bank and Erase block region 1 information^{(1) (2)}



Flash memory	(top)	Flash memo (bottom)	ory	Description
Offset	Data	Offset	Data	
(P+2E)h = 138h	64h	(P+2E)h = 138h	64h	Bank Region 1 (Erase Block Type 1)
(P+2F)h = 139h	00h	(P+2F)h = 139h	00h	Minimum block erase cycles × 1000
(P+30)h = 13Ah	02h	(P+30)h = 13Ah	02h	Bank Region 1 (Erase Block Type 1): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved
(P+31)h = 13Bh	03h	(P+31)h = 13Bh	03h	Bank Region 1 (Erase Block Type 1): Page mode and Synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
		(P+32)h = 13Ch	0Eh ⁽⁴⁾ 06h ⁽⁵⁾	Bank Region 1 Erase Block Type 2 Information Bits 0-15: $n+1 = number of identical-sized$
		(P+33)h = 13Dh	00h	erase blocks
		(P+34)h = 13Eh	00h	Bits 16-31: nx256 = number of bytes in erase
		(P+35)h = 13Fh	02h	block region
		(P+36)h = 140h	64h	Bank Region 1 (Erase Block Type 2)
		(P+37)h = 141h	00h	Minimum block erase cycles × 1000
		(P+38)h = 142h	02h	Bank Regions 1 (Erase Block Type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved
		(P+39)h = 143h	03h	Bank Region 1 (Erase Block Type 2): Page mode and Synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved

 Table 53.
 Bank and Erase block region 1 information^{(1) (2)}

1. The variable P is a pointer which is defined at CFI offset 015h.

2. Although the device supports Page Read mode, this is not described in the datasheet as its use is not advantageous in a multiplexed device.

3. Bank Regions. There are two Bank Regions, see Tables 33 to 38 for the M58LR256GU/L and Tables 39 to 44 for the M58LR128GU/L.

4. Applies to M58LR256G devices.

5. Applies to M58LR128G devices.



Flash memory	(top)	Flash memo (bottom)		Description
Offset	Data	Offset	Data	
(P+32)h = 13Ch	01h	(P+3A)h = 144h	0Fh	Number of identical banks within Bank Region
(P+33)h = 13Dh	00h	(P+3B)h = 145h	00h	2
(P+34)h = 13Eh	11h	(P+3C)h = 146h	11h	Number of program or erase operations allowed in Bank Region 2: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+35)h = 13Fh	00h	(P+3D)h = 147h	00h	Number of program or erase operations allowed in other banks while a bank in this region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+36)h = 140h	00h	(P+3E)h = 148h	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+37)h = 141h	02h	(P+3F)h = 149h	01h	Types of erase block regions in Bank Region 2 n = number of erase block regions with contiguous same-size erase blocks. Symmetrically blocked banks have one blocking region. ⁽³⁾
(D. 20)h 440h	0Eh ⁽⁴⁾	(D. 40)h 444h	0Fh ⁽⁴⁾	
(P+38)h = 142h	06h ⁽⁵⁾	(P+40)h = 14Ah	07h ⁽⁵⁾	Bank Region 2 Erase Block Type 1 Information Bits 0-15: n+1 = number of identical-sized
(P+39)h = 143h	00h	(P+41)h = 14Bh	00h	erase blocks
(P+3A)h = 144h	00h	(P+42)h = 14Ch	00h	Bits 16-31: n×256 = number of bytes in erase block region
(P+3B)h = 145h	02h	(P+43)h = 14Dh	02h	
(P+3C)h = 146h	64h	(P+44)h = 14Eh	64h	Bank Region 2 (Erase Block Type 1)
(P+3D)h = 147h	00h	(P+45)h = 14Fh	00h	Minimum block erase cycles × 1000
(P+3E)h = 148h	02h	(P+46)h = 150h	02h	Bank Region 2 (Erase Block Type 1): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved

Bank and Erase block region 2 information^{(1) (2)} Table 54.



Flash memory	(top)	Flash memo (bottom)	ory	Description
Offset	Data	Offset	Data	
(P+3F)h = 149h	03h	(P+47)h = 151h	03h	Bank Region 2 (Erase Block Type 1):Page mode and Synchronous mode capabilities (defined in <i>Table 51</i>) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
(P+40)h = 14Ah	03h			Bank Region 2 Erase Block Type 2 Information
(P+41)h = 14Bh	00h			Bits 0-15: n+1 = number of identical-sized erase blocks
(P+42)h = 14Ch	80h			Bits 16-31: n×256 = number of bytes in erase
(P+43)h = 14Dh	00h			block region
(P+44)h = 14Eh	64h			Bank Region 2 (Erase Block Type 2)
(P+45)h = 14Fh	00h			Minimum block erase cycles × 1000
(P+46)h = 150h	02h			Bank Region 2 (Erase Block Type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved
(P+47)h = 151h	03h			Bank Region 2 (Erase Block Type 2): Page mode and Synchronous mode capabilities (defined in <i>Table 51</i>) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
(P+48)h = 152h		(P+48)h = 152h		Feature Space definitions
(P+49)h = 153h		(P+43)h = 153h		Reserved

 Table 54.
 Bank and Erase block region 2 information^{(1) (2)} (continued)

1. The variable P is a pointer which is defined at CFI offset 015h.

2. Although the device supports Page Read mode, this is not described in the datasheet as its use is not advantageous in a multiplexed device.

3. Bank Regions. There are two Bank Regions, see Tables 33 to 38 for the M58LR256GU/L and Tables 39 to 44 for the M58LR128GU/L.

4. Applies to M58LR256G devices.

5. Applies to M58LR128G devices.



Appendix C Flowcharts and pseudo codes




Figure 22. Program flowchart and pseudo code

1. Status check of SR1 (Protected Block), SR3 (V_{PP} Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

3. Any address within the bank can equally be used.






Figure 23. Buffer Program flowchart and pseudo code

1. n + 1 is the number of data being programmed.

 Next Program data is an element belonging to buffer_Program[].data; Next Program address is an element belonging to buffer_Program[].address

3. Routine for Error Check by reading SR3, SR4 and SR1.






Figure 24. Program Suspend & Resume flowchart and pseudo code

1. The Read Status Register command (Write 70h) can be issued just before or just after the Program Resume command.

57




Figure 25. Block Erase flowchart and pseudo code

1. If an error is found, the Status Register must be cleared before further Program/Erase operations.

2. Any address within the bank can equally be used.







Figure 26. Erase Suspend & Resume flowchart and pseudo code

1. The Read Status Register command (Write 70h) can be issued just before or just after the Erase Resume command.







1. Any address within the bank can equally be used.






Figure 28. Protection Register Program Flowchart and Pseudo Code

1. Status check of SR1 (Protected Block), SR3 (V_{PP} Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

3. Any address within the bank can equally be used.






Figure 29. Buffer Enhanced Factory Program Flowchart and Pseudo Code



Appendix D Command interface state tables

							Command Input					
Current	CI State	Read Array ⁽²⁾ (FFh)	Program Setup ⁽³⁾⁽⁴⁾ (10/40h)	Buffer Program ⁽³⁾⁽⁴⁾ (E8h)	Block Erase, Setup ⁽³⁾⁽ 4) (20h)	BEFP Setup (80h)	Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm ⁽³⁾⁽⁴⁾ (D0h)	Buffer Program, Program/Erase Suspend (B0h)	Read Status Register (70h)	Status Status ster Register (5) (50h) ly (Lock Error) Program ly (Lock Error) Program d 2 (data load) 2 e first address) eady (error) Buffer Program Suspend rogram Suspend Erase B	Read Electronic Signature, Read CFI Query (90h, 98h)	
Re	ady	Ready	Program Setup	Buffer Program Setup	Erase Setup	BEFP Setup		Read	dy			
Lock/C	R Setup		Read	ly (Lock E	rror)		Ready (unlock block)		Ready (L	ock Error)		
ОТР	Setup						OTP Busy					
	Busy											
	Setup						Program Busy					
Program	Busy	Program Busy				Program Suspend		Program	Busy			
	Suspend		Program Suspend Program Busy						Program	Suspend		
	Setup		Buffer Program Load 1 (give word count load (N-1));									
	Buffer Load 1		if N=	=0 go to B	uffer Progr	am Confir	m. Else (N not =0) go t	to Buffer Program	Load 2 (data load)		
Buffer Program	Buffer Load 2		(note				m when count =0; Else point if any block add	•		st address)		
	Confirm		Re	eady (erro	r)		Buffer Program Busy	Ready (error)				
	Busy			Buffe	er Program	Busy		Buffer Program Suspend	B	uffer Progra	am Busy	
	Suspend		Buffer P	Program Su	uspend		Buffer Program Busy	Bu	ffer Progr	am Susper	ıd	
	Setup		Re	eady (erro	r)		Erase Busy		Ready	(error)		
	Busy				Erase Bus	у		Erase Suspend		Erase B	usy	
Erase	Suspend	Erase Suspend	Program in Erase Suspend	Buffer Program Setup in Erase Suspend	Erase S	Suspend	Erase Busy		Erase S	Erase Suspend		
	Setup					Pro	gram Busy in Erase Su	spend				
Program in Erase Suspend	Busy		F	Program B	usy in Era	se Suspei	nd	Program Suspend in Erase Suspend	Progran	n Busy in E	rase Suspend	
	Suspend	Pr	ogram Susp	pend in Era	ase Suspe	nd	Program Busy in Erase Suspend	Program	Suspend	in Erase S	uspend	

Table 55. C	Command	interface	states -	- modify	table,	, next state ⁽¹⁾
-------------	---------	-----------	----------	----------	--------	-----------------------------



							Command Input						
Current	t CI State	Read Array ⁽²⁾ (FFh)	Program Setup ⁽³⁾⁽⁴⁾ (10/40h)	Buffer Program ⁽³⁾⁽⁴⁾ (E8h)	Block Erase, Setup ⁽³⁾⁽ 4) (20h)	BEFP Setup (80h)	Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm ⁽³⁾⁽⁴⁾ (D0h)	Buffer Program, Program/Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register ⁽⁵⁾ (50h)	Read Electronic Signature, Read CFI Query (90h, 98h)		
	Setup	Buffer F	Program I				d (give word coun not =0) go to Buff			go to Buf	fer Program		
	Buffer Load 1		Buffer Program Load 2 in Erase Suspend (data load)										
	Buffer Load 2	Buffer Program Confirm in Erase Suspend when count =0; Else Buffer Program Load 2 in Erase Suspend (note: Buffer Program will fail at this point if any block address is different from the first address)											
Buffer Program in Erase Suspend	Confirm		Rea	ady (err	or)		Buffer Program Busy in Erase Suspend	Ready (error)					
	Busy		Buffer F	Program	ı Busy in	Erase	Suspend	Buffer Program Suspend in Erase Suspend			-		
	Suspend	Buffe	er Progra S	m Susp Suspend		rase	Buffer Program Busy in Erase Suspend	Buffer Pr		Suspend pend	uspend in Erase end		
	Lock/CR Setup in Erase Suspend Erase Suspend (Lock Error) Erase Suspend Erase Suspend				Error)								
Buffer	Setup		Rea	ady (err	or)		BEFP Busy	Ready (error)					
EFP	Busy						BEFP Busy ⁽⁶⁾						

Table 55. Command interface states - modify table, next state⁽¹⁾ (continued)

1. CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller.

2. At Power-Up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.

3. The two cycle command should be issued to the same bank address.

4. If the P/E.C. is active, both cycles are ignored.

5. The Clear Status Register command clears the Status Register error bits except when the P/E.C. is busy or suspended.

6. BEFP is allowed only when Status Register bit SR0 is set to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.



						Command Input	t			
Current CI State	Array (3)	Program Setup ⁽⁴⁾ ⁽⁵⁾ (10/40h)	Buffer	Block Erase, Setup ⁽⁴⁾⁽⁵⁾ (20h)	BEFP Setup (80h)	Erase Confirm, P/E Resume, Block Unlock confirm, BEFP Confirm ⁽⁴⁾⁽⁵⁾ (D0h)	Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register (50h)	Read Electronic signature, Read CFI Query (90h, 98h)
Program Setup										
Erase Setup										
OTP Setup										
Program in Erase Suspend										
BEFP Setup										
BEFP Busy										
Buffer Program Setup										
Buffer Program Load 1										
Buffer Program Load 2						Status Register				
Buffer Program Confirm						Olalus Register				
Buffer Program Setup in Erase Suspend										
Buffer Program Load 1 in Erase Suspend										
Buffer Program Load 2 in Erase Suspend										
Buffer Program Confirm in Erase Suspend										
Lock/CR Setup										
Lock/CR Setup in Erase Suspend										

Table 56. Command interface states - modify table, next output state^{(1) (2)}



						Command Input					
Current CI State	Array (3)	Program Setup ⁽⁴⁾ ⁽⁵⁾ (10/40h)	Buffer Program (E8h)	Block Erase, Setup ⁽⁴⁾⁽⁵⁾ (20h)	BEFP Setup (80h)	Erase Confirm, P/E Resume, Block Unlock confirm, BEFP Confirm ⁽⁴⁾⁽⁵⁾ (D0h)		Status	Clear Status Register (50h)	Read Electronic signature, Read CFI Query (90h, 98h)	
OTP Busy										Status Register	
Ready											
Program Busy											
Erase Busy											
Buffer Program Busy											
Program/Erase Suspend											
Buffer Program Suspend	Array		Status R	legister		Output Unchan	Status Register	Output Unchanged	Electronic Signature/CFI		
Program Busy in Erase Suspend										oignature, or r	
Buffer Program Busy in Erase Suspend											
Program Suspend in Erase Suspend											
Buffer Program Suspend in Erase Suspend											

Table 56. Command interface states - modify table, next output state ^{(1) (2)} (contin

- The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank output state.
- 2. CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller.
- 3. At Power-Up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.
- 4. The two cycle command should be issued to the same bank address.
- 5. If the P/E.C. is active, both cycles are ignored.



					Command	Input					
Current	CI State	Lock/CR Setup ⁽²⁾ (60h)	OTP Setup ⁽²⁾ (C0h)	Block Lock Confirm (01h)	Block Lock- Down Confirm (2Fh)	Set CR Confirm (03h)	Block Address (WA0) ⁽³⁾ (XXXXh)	Illegal Command (4)	WSM Operation Completed		
Re	ady	Lock/CR Setup	OTP Setup			Ready			N/A		
Lock/C	R Setup	Ready (Loo	ck error)		Ready		Ready (Loc	k error)	N/A		
ОТР	Setup				OTP Busy				N/A		
on	Busy				Off Busy				Ready		
	Setup				Program Busy				N/A		
Program	Busy	Program Busy									
	Suspend			P	rogram Suspend				N/A		
	Setup	Buffer Program Load 1 (give word count load (N-1));									
	Buffer Load 1		Buffe	er Program Load	2 ⁽⁵⁾		Exit	see note ⁽⁵⁾	N/A		
Buffer Program	Buffer Load 2	Buffer Program Confirm when count =0; Else Buffer Program Load 2 (note: Buffer Program will fail at this point if any block address is different from the first address)									
	Confirm				Ready (error)				N/A		
	Busy	Buffer Program Busy									
	Suspend			Buffe	er Program Suspe	nd			N/A		
	Setup	Ready (error)									
Erase	Busy	Erase Busy									
	Suspend	Lock/CR Setup in Erase Erase Suspend									
	Setup			Program	Busy in Erase Su	ispend			N/A		
Program in Erase Suspend	Busy			Program	Busy in Erase Su	ispend			Erase Suspend		
	Suspend			Program S	uspend in Erase \$	Suspend					
	Setup		Buffer Pro	gram Load 1 in E	rase Suspend (giv	ve word cou	nt load (N-1))				
	Buffer Load 1	l	Buffer Prograr	n Load 2 in Eras	e Suspend ⁽⁶⁾		Exit	see note ⁽⁶⁾			
Buffer Program in Erase	Buffer Load 2						gram Load 2 in Eras ent from the first ad		N/A		
Suspend	Confirm				Ready (error)						
	Busy			Buffer Prog	am Busy in Erase	Suspend					
	Suspend			Buffer Program	m Suspend in Era	se Suspend					
	Setup in suspend	Erase Suspend	(Lock error)	E	rase Suspend		Erase Sus (Lock er		N/A		

	(4)
Table 57.	Command interface states - lock table, next state ⁽¹⁾



		Command Input										
		Lock/CR Setup ⁽²⁾ (60h)	OTP Setup ⁽²⁾ (C0h)	Block Lock Confirm (01h)	Block Lock- Down Confirm (2Fh)	Set CR Confirm (03h)	Block Address (WA0) ⁽³⁾ (XXXXh)	Illegal Command ⁽⁴⁾	WSM Operation Completed			
	Setup				Ready (error)				N/A			
BEFP	Busy			BEFP Busy (7)			Exit	BEFP Busy ⁽⁷⁾	N/A			

Command interface states - lock table, next state⁽¹⁾ (continued) Table 57.

CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller, WA0 = Address in a block different from first BEFP address. 1.

2. If the P/E.C. is active, both cycles are ignored.

BEFP Exit when Block Address is different from first Block Address and data are FFFFh. Illegal commands are those not defined in the command set.

3. 4.

5. if N=0 go to Buffer Program Confirm. Else (N \neq 0) go to Buffer Program Load 2 (data load).

6. if N=0 go to Buffer Program Confirm in Erase Suspend. Else (N ≠ 0) go to Buffer Program Load 2 in Erase Suspend.

BEFP is allowed only when Status Register bit SR0 is set to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data. 7.



	Command Input								
Current CI State	Lock/CR Setup ⁽³⁾ (60h)	OTP Setup ⁽³⁾ (C0h)	Block Lock Confirm (01h)	Block Lock- Down Confirm (2Fh)	Set CR Confirm (03h)	BEFP Exit ⁽⁴⁾ (FFFFh)	lllegal Command ⁽⁵⁾	WSM Operation Completed	
Program Setup									
Erase Setup									
OTP Setup									
Program in Erase Suspend									
BEFP Setup									
BEFP Busy									
Buffer Program Setup									
Buffer Program Load 1				Status Register					
Buffer Program Load 2				Status Register				Output	
Buffer Program Confirm								Unchanged	
Buffer Program Setup in Erase Suspend	1								
Buffer Program Load 1 in Erase Suspend									
Buffer Program Load 2 in Erase Suspend									
Buffer Program Confirm in Erase Suspend									
Lock/CR Setup	Status R								
Lock/CR Setup in Erase Suspend			tus Register	Register		Status	s Register		

Command interface states - lock table, next output state^{(1) (2)} Table 58.



	Command Input							
Current CI State	Lock/CR Setup ⁽³⁾ (60h)	OTP Setup ⁽³⁾ (C0h)	Block Lock Confirm (01h)	Block Lock- Down Confirm (2Fh)	Set CR Confirm (03h)	BEFP Exit ⁽⁴⁾ (FFFFh)	lllegal Command ⁽⁵⁾	WSM Operation Completed
OTP Busy								
Ready								
Program Busy								
Erase Busy								
Buffer Program Busy								
Program/Erase Suspend								
Buffer Program Suspend	Status Register		Output Unchanged		Array	Output Unchanged	Output Unchanged	
Program Busy in Erase Suspend								
Buffer Program Busy in Erase Suspend								
Program Suspend in Erase Suspend								
Buffer Program Suspend in Erase Suspend								

Table 58. Command interface states - lock table, next output state^{(1) (2)} (continued)

 The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank's output state.

- CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller, WA0 = Address in a block different from first BEFP address.
- 3. If the P/E.C. is active, both cycles are ignored.
- 4. BEFP Exit when Block Address is different from first Block Address and data are FFFFh.
- 5. Illegal commands are those not defined in the command set.



Revision history

Table 59.	Document revision history
-----------	---------------------------

Date	Version	Changes
05-Jun-2006	1	Initial release.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

